0.18?m high performance CMOS process optimization by Gurcan, Zeki
Rochester Institute of Technology
RIT Scholar Works
Theses Thesis/Dissertation Collections
2005
0.18?m high performance CMOS process
optimization
Zeki Gurcan
Follow this and additional works at: http://scholarworks.rit.edu/theses
This Thesis is brought to you for free and open access by the Thesis/Dissertation Collections at RIT Scholar Works. It has been accepted for inclusion
in Theses by an authorized administrator of RIT Scholar Works. For more information, please contact ritscholarworks@rit.edu.
Recommended Citation
Gurcan, Zeki, "0.18?m high performance CMOS process optimization" (2005). Thesis. Rochester Institute of Technology. Accessed
from
 i 
0.18µm High Performance CMOS Process Optimization for 
Manufacturability 
By 
Zeki B. Gurcan 
A Thesis Submitted in Partial Fulfillment of the Requirements for the Degree of 
Master of Science in Microelectronic Engineering 
 
 
Approved by:  
 
 
 Prof. _____________________________ 
   Dr. Lynn Fuller (Thesis Advisor) 
 
 Prof. _____________________________ 
   Dr. Karl D. Hirschman (Committee Member) 
 
 Prof. _____________________________ 
   Dr. Santosh K. Kurinec  (Committee Member) 
 
Paul Fearon, Senior Engineering Manager 
(External Collaborator)  
      
 
 
 
DEPARTMENT OF MICROELECTRONIC ENGINEERING 
 
COLLEGE OF ENGINEERING 
 
ROCHESTER INSTITUTE OF TECHNOLOGY 
 
ROCHESTER, NEW YORK 
 
JULY, 2005 
 
 
 
 
 ii 
0.18µm High Performance CMOS Process Optimization for 
Manufacturability 
By 
Zeki B. Gurcan 
I, Zeki B. Gurcan, hereby grant permission to the Wallace Memorial Library of the 
Rochester Institute of Technology to reproduce this document in whole or in part that any 
reproduction will not be for commercial use or profit. 
 
 
 
 
 
___________________                                              ____________________ 
 
Zeki B. Gurcan         July  1st, 2005 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 iii 
Table of Contents 
LIST OF FIGURES         v 
LIST OF TABLES        viii 
ABSTRACT         ix 
ACKNOWLEDGEMENTS       x 
LIST OF DEFINITIONS       xi 
CHAPTER 1 – INTRODUCTION AND MOTIVATION  1 
1.0 Long Channel vs. Short Channel Transistor   2 
1.1 Long Channel Threshold Voltage and Saturation Current 4 
1.2 Short Channel Effects: Effective Mobility   5 
1.3 Channel Length Modulation     6 
1.4 Short Channel Effects: Velocity Saturation   7 
1.5 Short Channel Effects: VT Roll-off and reduction  8 
1.6 Short Channel Effects: Punchthrough & DIBL  11 
1.7 Channel Effects: Hot Carrier Injection   11 
CHAPTER 2 – TECHNOLOGY OVERVIEW    13 
 2.0 Process Flow Analysis      14 
 2.1 Electrical Analysis      24 
CHAPTER 3 – SIX SIGMA METHODOLOGY    29 
 3.0 Define        32 
 3.1 Measure         35 
 3.2 Analyze         46 
 3.3 Improve        50 
 iv 
  3.3.0 DOE1       51 
  3.3.1 DOE2       60 
  3.3.2 DOE3       66 
  3.3.3 DOE4       70 
 3.4 Control        72 
CHAPTER 4 – SUMMARY OF RESULTS    74 
 4.0 Conclusion       80 
 4.1 Future Work       82 
REFERENCES        84 
APPENDIX A – DOE1 Data      87 
APPENDIX B – DOE2 Data      94 
APPENDIX C – DOE3 Data      97 
APPENDIX D – DOE4 Data      99 
GLOSSARY          100 
 
 
 
 
 
 
 
 
 
 v 
LIST OF FIGURES 
Figure 1.0.0: MOSFET Channel Length vs. Power Supply, Threshold Voltage (V) and 
Gate-Oxide Thickness.        1 
Figure 1.0.1: Long Channel vs. Short Channel Extensions.    2 
Figure 1.0.2: (a)Long Channel vs. (b) Short Channel Surface Potential Illustration.3 
Figure 1.3.0: VDS vs. IDS curve with and without CLM.    7 
Figure 1.4.0: Drift Velocity as a function of the lateral electric field.  8 
Figure 1.5.0: L vs. VT by increasing VDS.      9  
Figure 1.5.1: L vs. VT by increasing VDS [18]     10 
Figure 1.6.0: VGS vs. ID with an increased VDS [10]    11 
Figure 1.7.0: VGS vs. ID with an increased VDS     12 
Figure: 2.0.0: Pad oxide growth and Nitride deposition    14 
Figure: 2.0.1: Trench Etch after trench patterning.     15 
Figure: 2.0.2: STI Oxide Fill.        15 
Figure: 2.0.3: STI after CMP        15 
Figure: 2.0.4: Sacrificial oxide growth.       16  
Figure: 2.0.5: N-well and NWAPT implants.      16 
Figure: 2.0.6:P-well and PWAPT implants.      17 
Figure: 2.0.7: Sacrificial oxide removal and first gate oxide growth.   17 
Figure: 2.0.8: First gate oxide removal in the low voltage transistor areas.  17 
Figure: 2.0.9: First gate oxide is kept in high voltage transistor areas.  18 
Figure: 2.0.10: Second gate oxide growth.      18 
Figure: 2.0.11: Core NMOS vs. High Voltage NMOS Gate Oxide comparison.  18 
Figure: 2.0.12: Poly-silicon deposition      19 
Figure: 2.0.13: Poly etch.        19 
Figure: 2.0.14: Seal oxide growth       19 
Figure: 2.0.15: PMOS PLDD and PHALO implants     20 
Figure: 2.0.16: HNLDD and HNHALO implants for high voltage transistors only.  20 
Figure: 2.0.17: NLDD and NHALO implants for core NMOS transistors only.  21 
Figure: 2.0.18: Spacer deposition.        21 
Figure: 2.0.19: Spacer Etch        22 
Figure: 2.0.20: N+ implant         22 
Figure: 2.0.21: P+ implant        22 
Figure: 2.0.22: Final RTP process.       23 
Figure: 2.0.23: Final transistor micrograph.      23 
Figure: 2.1.0: VDS vs ID with varying VG      24  
Figure: 2.1.1: VG vs. ID to meausure VTlin      25 
Figure: 2.1.2: VG vs. ID and ISUB due to HCI.     26 
Figure: 2.1.3: VD vs. Rout with varying VG      26 
Figure: 2.1.4: VDS vs ID with varying VG       27 
Figure: 2.1.5: Reverse Short Channel Effect – L vs. VT  (VTP= Core PMOS VT, VTN, 
Core NMOS VT, VTP7= High Voltage PMOS VT, VTN7, High Voltage NMOS VT) 27 
Figure: 2.1.6: L. vs. IDSAT for various transistors.(IDSATN= Core NMOS IDSAT, 
IDSATP=Core PMOS IDSAT, IDSATP7= High Voltage PMOS IDSAT, 
IDSATP6=High Voltage NMOS IDSAT)      28 
 vi 
 
Figure: 3.0.0: Technical definition or “Six Sigma” by Motorola Corp. [14]  29 
Figure: 3.0.1: Continues improvement cycle.     30 
Figure: 3.0.2: Six Sigma DMAIC Process [14].     31 
Figure 3.0.3: Stakeholder Analysis        33 
Figure 3.0.4: CTQ Tree        34 
Figure 3.0.5: Supplier, Input, Process, Output, Customer Chart (SIPOC).  35 
Figure 3.1.0: ET Loss Pareto        36 
Figure 3.1.1: ET Scribe-street test structures.     36 
Figure 3.1.2: Linear VT test sample graph.       37 
Figure 3.1.3: Fully saturated drain current measurement.    38 
Figure 3.1.4: Extrapolated leakage measurement.     39 
Figure 3.1.5: (a) VTN distribution, (b) VTP distribution    40. 
Figure 3.1.6: (a) N6_VTX distribution, (b) P7_VTX distribution.    41 
Figure 3.1.7: (a) IDSATN distribution, (b) IDSATP distribution.    42 
Figure 3.1.8: (a) N6_IDSAT distribution, (b) P7_IDSAT distribution.   43 
Figure 3.1.9: (a) Log(IDSSXN) distribution, (b) Log(IDSSXP) distribution.  44 
Figure 3.1.10: (a) Log(N6_IDSSX) distribution, (b) Log(P7_IDSSX) distribution. 44 
Figure 3.2.0: IDSATP Timeplot with REML Variance analysis    46 
Figure 3.2.1: VTN Timeplot with REML Variance analysis    47  
Figure 3.2.2: N6_VTX Timeplot with REML Variance analysis   47 
Figure 3.2.3: VTP Timeplot with REML Variance analysis     48 
Figure 3.2.4: P7_IDSAT Timeplot with REML Variance analysis    48 
Figure 3.2.5: IDSATP by wafer from various RTP tools/chambers.   49 
Figure 3.2.6: Process Map        50 
Figure 3.3.0: High level guideline for setting up an experiment [14].  51 
Figure 3.3.1: Box-Behnken design duplicated for each Poly CD target.  54 
Figure 3.3.2: Poly CD factor setup across wafer with selected ET sample locations. 54 
Figure 3.3.3:IDSATP Response       55 
Figure 3.3.4: VTP Response        56 
Figure 3.3.5: VTN Response        56 
Figure 3.3.6: RTP Temperature vs. (a) IDSATP St. Dev. (b) IDSSXP St. Dev.  57 
Figure 3.3.7: RTP Temperature vs. (a) IDSATP St. Dev. (b) IDSSXP St. Dev.  57 
Figure 3.3.8: RTP temperature vs. VTP St. Dev.      58 
Figure 3.3.9: DOE1 factors vs. (a) VTP and (b) IDSATP responses   58 
Figure 3.3.10: DOE1 factors vs. (a) IDSSXP and (b) IDSSXN responses (c) IDSATN and 
(d) VTN responses         59 
Figure 3.3.11: PHALO, PLDD, NWAPT vs. (a)IDSATP and (b)VTP  61 
Figure 3.3.12: HALO, LDD, APT implant vs. (a) IDSSXP and (b) IDSSXN 61 
Figure 3.3.13: NHALO, NLDD, PWAPT vs. (a)IDSATN and (b)VTN  61 
Figure 3.3.14: Low and High Voltage NMOS transistors with different implants. 62 
Figure 3.3.15: PWAPT energy vs. (a) VTN and (b) IDSATN.   63 
Figure 3.3.16: PWAPT energy vs. high voltage (a) N6_VTN and (b)N6_IDSAT 64 
Figure 3.3.17: Prediction profiler (a) IDSATN, VTN and (b)N6_IDSAT, N6)VTX as 
function of APT and HALO implants.      65 
 vii 
Figure 3.3.18: Prediction profiler (a) IDSATN, VTN and (b)N6_IDSAT, N6)VTX as 
function of APT and HALO implants.      65 
Figure 3.3.19: Interaction profiles of RTP time and temperature to (a) VTP, (b) IDSATP  
           67 
Figure 3.3.20: Interaction profiles of RTP time and temperature to (a) VTN, (b) IDSATN     
           67 
Figure 3.3.21: Prediction profiler of RTP Time and Temperature (a) IDSATP, VTP and 
(b) IDSATN, VTN.         68 
Figure 3.3.22: RTP Time at various temperatures vs. (a) IDSATP mean and (b) St. Dev.     
           68 
Figure 3.3.23: RTP Time at various temperatures vs. (a) VTP and (b) VTN. 69 
Figure 3.3.24: RTP Time at various temperatures vs. (a) P+ Composite resistor and (b) 
P+ PLY resistor.         69 
Figure 3.3.25: Spacer Over-Etch (sec) vs. (a) VTN and (b) IDSATN  70 
Figure 3.3.26: Spacer Over-Etch (sec) vs. (a) VTP and (b) IDSATP  71 
Figure 3.3.27: Spacer Over-Etch (sec) vs. (a) N6_VTX and (b) N6_IDSAT 71 
Figure 3.3.28: Spacer Over-Etch (sec) vs. (a) P7_VTX and (b) P7_IDSAT  71 
Figure 3.3.29: Spacer Over-Etch (sec) vs. (a) P+ Composite Resistor and (b) P+ poly 
resistor.          72 
Figure 3.4.0: (a) Gate oxide thickness, (b) Poly CD control charts.   73 
Figure 3.4.1: (a) RTP, (b) Nitride thickness control charts.    73 
Figure 3.4.2: Spacer Etch Control Chart      73 
Figure 4.0.0: VTN (a) old, (b) new distribution.      75 
Figure 4.0.1: IDSATN (a) old, (b) new distribution.      76 
Figure 4.0.2: VTP (a) old, (b) new distribution.      76 
Figure 4.0.3: IDSATP (a) old, (b) new distribution     77 
Figure 4.0.4: N6_VTN (a) old, (b) new distribution     77 
Figure 4.0.5: N6_IDSATN (a) old, (b) new distribution.     78 
Figure 4.0.6: P7_VTP (a) old, (b) new distribution.      78 
Figure 4.0.7: P7_IDSATP (a) old, (b) new distribution.     79 
Figure 4.0.8: IDSSXN (a) old, (b) new distribution.      79 
Figure 4.0.9: IDSSXP (a) old, (b) new distribution.      80 
Figure 4.0.10: Thermal Budget Variations       82 
 
 
 
 
 
 
 
 
 
 
 
 
 
 viii 
 
 
 
 
 
LIST OF TABLES 
Table 3.1.0: ET Parametric Cp and CpK Summary.      45 
Table 3.1.2: XY-QFD Table        45 
Table 3.3.0: DOE1 Factors        52 
Table 3.3.1: DOE1 Setup without the Poly CD variation.     53 
Table 3.3.2: DOE2 design for both NMOS and PMOS    60 
Table 3.3.3: DOE2 NMOS and PMOS Response Summary    62 
Table 3.3.5: DOE3 Design with RTP Temperature and Time as factors.  66 
Table 3.3.6: Spacer Over-Etch DOE.       70 
Table 4.0.0: Process capability comparison between the old and the new process. 74 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 ix 
Abstract 
Complementary metal oxide semiconductor (CMOS) is the most widely used 
discrete structure in the semiconductor sector. Low static power consumption, full-rail 
high/low voltage transfer characteristics as well as its ease of scaling creates the perfect 
combination for the high performance integrated circuits (IC). Today’s challenging 
semiconductor industry profile brings the deadlines earlier than expected as a result of the 
shorter time-to-market plans as well as limited lifetime on sophisticated ICs. Process 
optimization for manufacturability is one of the most challenging issues in the 
semiconductor industry since the adoption of the sub-micron CMOS technology.  
Process technologies often times gets released with- in tight project schedules 
without jeopardizing the quality and customer’s trust. Manufacturing facilities often 
times institute very strict process controls in order to achieve the quality and the high 
yields. At the same time they take the financial burden of throwing away the 
nonconforming material which does not meet the ir specifications. Improving the device 
performance becomes the responsibility of the Integration/Device engineering through a 
series of process characterization studies.  
This paper outlines the various 0.18 µm. CMOS technology issues such as 
threshold voltage and saturation current control, and proposes methods to optimize the 
process through a series of characterization studies.  
6-Sigma-DMAIC process was explored in order to achieve the desired goal. 
Techniques described in this thesis could be used in any manufacturing or development 
environment. 
 
 x 
Acknowledgements 
 I would like to thank Dr. Lynn Fuller for accepting to be my advisor and 
providing support during my studies at R.I.T. I would like to also thank Dr. 
Santosh Kurinec and Dr. Karl Hirschman for accepting to be part of my thesis 
committee.  
 I also would like to acknowledge Paul Fearon and Todd Thiheauld for 
their technical support. They provided years of experience and expertise as part of 
the National Semiconductor’s key technologists. My engineer friends Jerald Rock, 
Kendra Crocker and Kenneth Lewis provided unmatchable support in running the 
experiments as well as putting in the hard work to improve the unit processes 
which are important to the technology.  
 Special thanks to Dr. Renan Turkman who got me interested in the field of 
Device Engineering. I consider his lecture notes as a MOSFET “Bible” and will 
always remember him as one of the greatest teachers that I have ever had a chance 
to work with. 
 
 
 
 
 
 
 
 
 xi 
List of Definitions 
n POR: Process of Record 
n POLY FICD: Final Critical Dimension fo r a Poly Line. 
n Gate TOX: Gate Oxide Thickness 
n NWAPT: N+ Well Anti-Punch through Implant  
n PWAPT: P+ Well Anti-Punch through Implant 
n NLDD: N+ Lightly Doped Drain.  
n PLDD: P+ Lightly Doped Drain. 
n NHALO: N+ HALO Implant 
n PHALO: P+ HALO Implant 
n HNHALO: High Voltage Transistor N+ HALO Implant 
n DIBL: Drain Induced Barrier Lowering. 
n DGO: Double Gate Oxide, high voltage transistor module. 
n HCI: Hot Carrier Injection. 
n PCA: Poly to Poly Capacitor. 
n Critical to Quality (CTQ):  Is a key measurable characteristic of a product, 
process or service whose performance standards must be met in order to 
satisfy the customer. 
 
 
 
 
 
 1 
Chapter 1 
Introduction and Motivation 
 CMOS Transistor dimensions are getting smaller and smaller as Moore’s Law of 
doubling the number of transistors every four years is still in affect. As MOSFET channel 
length (L) scales down to sub-micron dimensions as described in Figure 1.0, the Power 
supply (Vdd) and Threshold Voltage (VT) values get smaller and the Gate-oxide thickness 
becomes thinner. This phenomenon is referred to as “Scaling” with a scaling factor 
calculation of: 
 
Figure 1.0.0: MOSFET Channel Length vs. Power Supply, Threshold Voltage (V) and 
Gate-Oxide Thickness1 
                                                 
1 © Scaling CMOS to the Limit, Vol. 46, No. 2/3, 2002 IBM research 
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 “Scaling” in semiconductors come with a big price tag, not only during the 
development phase but also during the manufacturing lifetime of the technology. Most 
advanced semiconductor manufacturing is currently (2005) is pushing the channel length 
dimensions of 65 nm. however the content of this thesis is going to focus on optimizing 
the  performance of a main stream 0.18µm CMOS technology node. Based on the Figure 
1.0.0, this would place the discussion around a 3-5 nm gate-oxide thickness, 0.4-0.5 V 
Threshold Voltage and a supply voltage of 1.8 – 2.0 V. 
1.0 Long Channel vs. Short Channel Transistor 
0.18µm CMOS technology is a node where the difference between the long 
channel transistor and the short channel counterpart becomes significant. Long channel 
transistor assumes a uniformly doped channel profiles with no gate leakage as well as a 
source-to-bulk or drain-to-bulk leakage currents. Channel width (W) is wide enough to 
ignore any dopant and electric field crowding at the edge of the isolation which would 
impact the electrical test parameters. The length of the channel is such that it is much 
greater than the source-to-bulk transition regions which may be as much as 0.2 µm. The 
effect of the horizontal electric field ( xe ) could be ignored in the case of long channel 
transistors since is much smaller than the vertical electric field ( ye ). 
 
 
 
Figure 1.0.1: Long Channel vs. Short Channel Extensions. 
Short channel transistor study however can not ignore xe   since it is not much 
smaller than ye  as a result of having thin gate oxides as well as highly doped source and 
P-well
S - N+ S- N+
P-wellye
xe
Long channel Short channel
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drain regions. Channel regions are not assumed to be uniformly doped as the influence of 
the source and drain regions are starting to increase. Short channel effects such as drain 
induced barrier lowering (DIBL), velocity saturation, threshold voltage reduction, VT 
roll-off, hot carrier injection and punch-through current starts to take place.  
In theory, the goal of all Device Engineers is to make a short channel transistor 
with a small channel length behave like a long channel transistor by engineering the 
channel regions of the transistors in order to control the substrate surface potential (? s). 
? s near the source region is typically at F bi which is in the order of  66mV. as ? s near 
the drain region is typically about VDS higher than the F bi. Assuming no gate bias, the 
surface potential in the long channel transistor should be the same everywhere as 
illustrated on Figure 1.0.2 (a). 
 
 
 
 
 
 
 
 
 
Figure 1.0.2: (a) Long Channel vs. (b) Short Channel Surface Potential 
Illustration. 
xN+ source N+ drain
xN+ source N+ drain
X=0
X=0
? s(x)
? s(x)
Long Channel
Short Channel
? slc
? slc
F bi
F bi
VDS+ F bi
VDS+ F bi
(a)
(b)
X=L
X=L
 4 
? s for the short channel transistor exhibits a much different behavior than the 
long channel transistor due to the proximity effect of the drain regions and the thin gate 
oxides.  Overall ? s is higher for short channel devices which make it easier to turn on the 
transistors. 
1.1 Long Channel Threshold Voltage and Saturation Current 
 Due to the assumptions mentioned in Section 1.0, the long channel transistor 
saturation current ignores many of the short channel effects. Drain current (IDS) 
expression is derived by assuming that the overall current flow is as a result of the drift 
current density when the source end of the transistor is fully inverted. IDS vary linearly as 
the channel surface goes into moderate to weak inversion yielding equation (1). Once the 
drain voltage (VDS) goes above a value in which the drain region is no longer strongly 
inverted but more weakly inverted or depleted. ? s becomes insensitive to VDS which 
pushes the transistor into the saturation mode of operation expressed in equation (2) [8]: 
 
 
 
 
  
 
Note IDS is a function of the channel length (L), channel width (W), gate oxide 
capacitance per unit area (C’ox) and the electron mobility (µ). IDS also depend on the 
long channel threshold voltage (VT) at which the amount of current flow through the 
channel is significant.  
Mobility
W
L
µC’ox (VGS-VT)VDS- VDS2
2
W
L
µC’ox
(VGS-VT)2
2
IDS Linear=
IDS Saturation=
(1)
(2)
Oxide capacitance per unit area
Long Channel Threshold Voltage
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Equation (3) outlines the long channel threshold voltage (VTLC) where VFB is the 
flat band voltage which is typically around -1V (Fms = metal-to-semiconductor work 
function), F F is the Fermi potential which is around 0.56V and F t of 26mV at 300 °K [2]. 
  
 
 
 
 
 
 
1.2 Short Channel Effects: Effective Mobility 
 Mobility of the electrons in the channel region is lower than the bulk silicon due 
to high electron-electron scattering at the interface, poor silicon quality at the surface 
(defects due to ion implants) as well as the high ye  causing surface scattering in the 
channel. This phenomenon limits the amount of current flow in the channel during 
transistor operation. Effective mobility could be calculated as described in formula (6): 
 
 
 
 
 One can influence the effective mobility by changing the gate oxide thickness, 
threshold adjust implant as well as the screen oxide thickness which effectively plays in 
an important role in the quality of the silicon in the channel region. 
)(
2 4
'
TLC FB B SB B
B F t
A
V V V
F N
Cox
f g f
f f f
g
=
= + + +
+
@
(3)
(4)
(5)
µeff=
µo
(1+?(VGS-VT)
Effective Mobility
(6)
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1.3 Channel Length Modulation 
 Channel length modulation (CLM) is the increase in the drain current in the 
saturation region due to the reduction in the gradual channel length b y  ? L. Channel is in 
pinchoff mode at which the channel surface is fully inverted when the drain voltage 
reaches VDSSAT. As the voltage at the drain side continues to increase, the channel region 
at the drain side goes into depletion. Electrons which leave the inversion layer get swept 
across this depletion region causing the drain current to increase. The width of the 
depletion region in the drain end is the driving force behind the effective channel length 
reduction by ? L.  
 CLM parameter of lambda (?) is calculated by using the early voltage (VA) and 
VDSSAT as shown on Figure 1.3.0.  VDSSAT could be ignored in most cases since VA is 
much larger in magnitude. ? is used to help quantify the increase in the saturation current 
as described in equation (9).  
 
 
a? ~
µo
vth
~~ ~ 0.0125um/V
Low field mobility
Thermal Electron Velocity
(7)
?=
a?COX’
2? si
(8)
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Figure 1.3.0: VDS vs. IDS curve with and without CLM 
 
 
 
 
1.4 Short Channel Effects: Velocity Saturation 
 As channel length is reduced, the lateral fields inside the channel become large. 
Once the lateral electric field towards the drain side exceeds a critical field value, 
electrons start to collide with the silicon atoms and loose their energy. Drift velocity 
starts to saturate and  is no longer proportional to the lateral fields which described in 
Figure 1.4.0. Velocity saturation causes further mobility degradation in channel region 
towards the drain area. [9] 
 Modified IDS current expression due to velocity saturation phenomenon can be 
seen on formulas (10) and (11). In short channel devices, the term VDS/L is several times 
larger than ESAT [8] which significantly reduces the linear IDS. 
VDS
IDS
VDSsat VDSVA
ID’
ID
? = 1/(VA-VDSsat)
With CLM
Without CLM
W
L
µC’ox
(VGS-VT)2
2
IDS Saturation= [1+?(VDS-VDSsat)] (9)
CLM Factor
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Figure 1.4.0: Drift Velocity as a function of the lateral electric field. 
 
 
 
 
 As L approaches zero, the IDS saturation expression on (11) looses its square law 
behavior which causes IDS to increase linearly with increased gate voltage. 
1.5 Short Channel Effects: VT Roll-off and reduction 
 Due to the proximity of the drain and source regions in short channel devices as 
illustrated on Figure 1.0.2.b, the gate starts to loose control over the channel and the 
surface potential (? s) gets higher at any point in the channel region. Increasing ? s  in the 
channel region is equivalent to decreasing the potential barrier for electrons to overcome 
to reach the drain side which inevitably reduces the threshold voltage. This behavior 
W 
L 
µeffC’ox (VGS-VT)2 
IDS Saturation= (VGS-VT)+L 2
sate
sate [1+?(VDS-VDSsat)] (11) 
2sat ce e= maxd
o
c
n
m
e =, (12) 
xece
V
dr
ift
(V/cm)
(c
m
/s
ec
)
cexe =@
Slope = µo
maxdn
max
2
d
d
nn =
V
dr
ift
(c
m
/s
ec
)
W
L
(VGS-VT)VDS- VDS
2
2
IDS Linear=
µeffC’ox
1+
VDS
L sate
(10)
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known as VT roll-off is described in Figure 1.5.0. As VDS increases, the ?L gets larger 
and the potential barrier gets lowered. This phenomenon is known as the Drain Induced 
Barrier Lowering (DIBL) which makes the transistor turn on easier. Equation (14) 
describes the reduction in threshold voltage [17]. Gate oxide thickness, source/drain 
junction depth and channel doping concentrations play an important role in VT roll-off. 
Channel engineering by adding a lightly doped drain (LDD) implant improves the VT 
reduction due to lower drain to substrate junction built in potential as well as the reducing 
the effective drain voltage.  
 
 
 
 
 
 
Figure 1.5.0: L vs. VT by increasing VDS 
 
 
SC LCT T TV V V= - D (13) 
( ) 22 2 2T DS bi F
L L
V V e ef fé ùê ú=
ê úë û
- -é ù
ê ú
D + - ´ +ê ú
ê ú
ë û
l l (14) 
L
V
T
Vds
Vds=50mV
V
T
V
T
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 Another important short channel effect which influences the VT is the Reverse 
Short Channel Effect (RSCE). This effect has been attributed to the channel doping 
profile irregularities and boron pile-up at the source and drain junctions due to the 
transient enhanced diffusion [19]. As Leff gets smaller, the increased boron concentration 
makes the transistor harder to turn on. Halo implants (also called as pocket implant) 
reduces this effect by influencing the doping concentration at the source and drain 
transition regions. 
 
 
 
 
 
 
 
Figure 1.5.1: L vs. VT by increasing VDS [18] 
ox si
ox
d t e
h
e
æ öC ´ ´ç ÷
è ø=l (15) 
2 (2 )si F SB
A
Vd
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L
Reverse Short 
Channel Effect
B
A
A: Halo Implant
B: Without Halo Implant
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V
T
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T
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 Lack of halo implant triggers the Figure 1.5.1 L vs. VT  behavior. Although gate 
oxide thickness plays an important role in RSCE, channel engineering is the real answer 
in optimizing the transistor.  
 
1.6 Short Channel Effects: Punchthrough & DIBL 
 The source and drain space charge regions could be problematic in short channel 
transistors as Leff gets smaller. Even though the surface doping concentration is 
engineered to control device parametrics, the sub-surface behavior of these junctions 
could cause significant current flows. This phenomenon is known as “Punchthrough” 
which IDS increased with no gate bias with an increased VDS as shown on Figure 1.6.0 . 
High energy anti-punchthrough implant is necessary to influence the channel profile deep 
in the silicon. DIBL plays a stronger role, if there is any low gate bias present.  
 
 
 
 
 
Figure 1.6.0: VGS vs. ID with an increased VDS [10] 
 
1.7 Short Channel Effects: Hot Carrier Injection 
 Longitudinal electric field increases with the increased drain voltage and 
decreased gate oxide thickness. During the saturation mode of operation, electrons 
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leaving the inversion layer at Leff, enters the drain depletion region. As Leff gets smaller 
and the drain voltage increases, the longitudinal electric field on the drain side gets 
higher. As this electric field exceeds the ce  described in Figure 1.7.0, the electrons 
continue to gain kinetic energy. Some of the electrons loose their energy due to scattering 
but some gain enough energy to cause impact ionization upon collision in the drain 
region. Electrons with the high energy in the depletion region are called “Hot” carriers 
thus called “Hot Carrier Injection”. Electron-hole pair generation as a result of the impact 
ionization causes the substrate current (ISUB) and excess interface states in the gate oxide 
[7].  
 
 
 
 
Figure 1.7.0: VGS vs. ID with an increased VDS 
 Hot carrier injection could cause long term reliability issues such as long term VT 
reduction, saturation and leakage current increase. If ISUB is strong enough to increase the 
voltage drop between the VD and VSUB , it could lead to “snap-back” in the transistor and 
cause latch-up issues in the product. 
 Common approach in reducing this phenomenon is to reduce the maximum 
electric field in the drain side. This is typically done by double diffused drains or with 
LDD implants.  
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Chapter 2 
Technology Overview 
 This chapter provides a high level process and electrical analysis overview of the 
technology. Process technology studied during this project is an aluminum back-end 
0.18µm Twin-Well CMOS process as mentioned during introduction.  
 Key process specifications as follows: 
 Twin-Well, N+/P+ Si-Gate Salicided CMOS 
 5 Metal Layers (Aluminum) 
 Leff: 0.18µm   
 Isolation: Shallow Trench Isolation. 
 Spacer: Nitride spacer. 
Optional: Dual Gate Oxide (DGO) 
Dual Gate-oxide thickness’ are: 
· Low Voltage Transistor: 36A (VDD=1.8V) 
· High Voltage Transistor: 75A (VDD= 3.3V) 
Process technology utilizes Lightly Doped Drain (LDD) implant, HALO (pocket 
implant) and anti-punch thru (APT) implants as well as a graded junction implants to 
suppress the short channel effects described in Chapter 1.  
LDD Implant; is the most commonly used implant process to reduce Hot Carrier 
Injection (HCI) phenomenon causing device degradation for both NMOS and PMOS 
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performance as discussed in Section 1.7. Although this implant goes into both source and 
drain regions, the lateral electric field on the drain side gets reduced due to this implant as 
a result of the device operation. The type of doping used for PMOS is P-type (BF2) and 
for NMOS is N-type (As) at fairly low implant energies (10-15 KeV) 
HALO Implant; is the technique used to reduce punchthrough (Substrate DIBL) 
in short channel MOSFETS. This implant is locally introduced at the tip of the LDD 
regions to better control the substrate doping concentration. As a result, the substrate 
doping concentration can be locally increased thus  reducing the depletion region between 
the N+ to substrate and P+ to substrate.  
APT Implant; is also used to reduce punchthrough in short channel MOSFETS. It 
can also play the role of the VT adjust implant where it gets implanted right under the 
gate oxide thus changing the substrate doping concentration. 
2.0 Process Flow Analysis  
 0.18µm Twin-Well CMOS process is built on a P-type 30 ohm-cm epitaxially 
grown starting silicon. Pad oxide and nitride is deposited (Figure: 2.0.0) in order to define 
the shallow trench isolation (STI) and transistor width (W).  
 
 
 
 
 
 
Figure: 2.0.0: Pad oxide growth and Nitride deposition 
Nitride
Pad Oxide
P-type ~ 30 ohm-cm
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Figure: 2.0.1: Trench Etch after trench patterning. 
 Trench etch into the silicon is followed after the trench patterning as shown on 
Figure: 2.0.1. Two step STI oxide fill with various densities is used to cover the trenches 
to reduce sidewall stress and dishing before the planarization step (Figure: 2.0.2). 
 
 
 
 
Figure: 2.0.2: STI Oxide Fill. 
 Chemical mechanical planarization (CMP) is used to polish the excess oxide and 
the nitride layer is used to stop the STI CMP process (Figure: 2.0.3). Nitride and the pad 
oxide are then stripped off in a wet chemistry. 
 
 
 
 
Figure: 2.0.3: STI after CMP 
Trench Etch
STI OXIDE FILL
STI Thickness ~ 4000 A
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 Sacrificial oxide is grown (Figure: 2.0.4) to protect the silicon surface from 
implant damage as well as to prevent implant channeling. 
 
 
 
 
Figure: 2.0.4: Sacrificial oxide growth. 
 500 KeV, 2.1E13 /cm3 phosphorus implant is performed to create the N-well for 
PMOS which is followed by a 110 KeV, 3E12 /cm3 phosphorus implant to act as an anti-
punchthrough implant (Figure: 2.0.5).  Please note that there is no so-called VT  adjust 
implant at this step which is contrary to the traditional PMOS designs. The peak of the 
NWAPT implant influences the sub-surface dopant concentration to prevent source-drain 
punchthrough; however the tail of this implant controls the surface dopant concentration 
which is influencing the transistor VT . 
 
 
 
 
Figure: 2.0.5: N-well and NWAPT implants. 
 Similar approach is used during the design of the NMOS transistor where no 
dedicated VT  adjust implant is used. 210 KeV, 2E13/cm3 boron P-well implant is 
followed by an 80 KeV, 5E12/cm3 boron PWAPT implant before removing the sacrificial 
oxide (Figure: 2.0.6).  
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Figure: 2.0.6:P-well and PWAPT implants. 
 Two separate gate oxide growth processes is necessary in order to create a high 
voltage as well as a low voltage transistor technology. First gate oxide is grown after the 
sacrificial oxide removal (Figure: 2.0.7). The first oxide gets removed in the areas where 
only low voltage transistors will be present and kept in areas where the high voltage 
transistors will exist (Figures: 2.0.7-8-9). 
 
 
 
 
 
Figure: 2.0.7: Sacrificial oxide removal and first gate oxide growth. 
 
 
 
 
Figure: 2.0.8: First gate oxide removal in the low voltage transistor areas. 
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Figure: 2.0.9: First gate oxide is kept in high voltage transistor areas. 
 Second gate oxide thickness of 36A is grown across the wafer to be used as the 
gate oxide for the low voltage transistor as shown on Figure 2.0.10.  
 
 
 
 
 
Figure: 2.0.10: Second gate oxide growth 
 The second gate oxide in conjunction with the first gate oxide creates the 75A 
high voltage transistor gate oxide (Figure: 2.0.11). Dual gate oxide process could be used 
to evaluate various oxide thicknesses during the development process. 
 
 
 
 
 
Figure: 2.0.11: Core NMOS vs. High Voltage NMOS Gate Oxide comparison. 
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Figure: 2.0.12: Poly-silicon deposition 
 Poly-silicon gate layer is deposited and etched in order to achieve a 0.19µm 
drawn channel length and a 0.18 µm Leff for the technology (Figure: 2.0.12-13) 
 
 
 
 
Figure: 2.0.13: Poly etch. 
 Thin layer of seal oxide is grown to act as a poly-silicon grain structure seal and 
for the LDD implant block to prevent channeling (Figure: 2.0.14). 
 
 
 
 
 
Figure: 2.0.14: Seal oxide growth 
 Upon seal oxide growth, PLDD implant of BF2 is performed at 10KeV, 8E13/cm3  
followed by an arsenic (As) PHALO implant at 150KeV, 2.7E13/cm3 (Figure: 2.0.15). 
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Figure: 2.0.15: PMOS PLDD and PHALO implants 
 Both core PMOS transistors and the high voltage PMOS transistors receive the 
same PLDD and PHALO implants. There are no additional or extra implants for the high 
PMOS transistors.  
 
 
 
 
 
Figure: 2.0.16: HNLDD and HNHALO implants for high voltage trans istors only. 
 
 Unlike the PMOS transistor architecture, high voltage NMOS transistors utilize a 
separate LDD and HALO implants as described in Figure: 2.0.16. 20KeV, 8.4E13/cm3 P 
implant is used for HNLDD and 75KeV, 4.4E13/cm3 BF2 implants is used for HNHALO. 
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Figure: 2.0.17: NLDD and NHALO implants for core NMOS transistors only. 
 Arsenic is used as the NLDD implant with a 10KeV energy and 5.0E14/cm3 dose 
followed by a BF2 implant of 75KeV and 1.8E13 /cm3 dose as shown on Figure: 2.0.17.  
 Thin layer of spacer oxide is deposited under the 1000A of the spacer nitride 
deposition. Oxide layer is used to release stress caused by the nitride film and also to act 
as an etch stop during spacer etch process (Figure: 2.0.18). 
 
 
 
 
 
 
 
Figure: 2.0.18: Spacer deposition. 
 
 Spacer nitride and oxide layers are etched using a reactive ion etch processes to 
form the profiles outlined on Figure: 2.0.19. 
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Figure: 2.0.19: Spacer Etch 
 Spacer etch is followed by the N+ and P+ implants respectively. N+ implant is a 
50KeV arsenic implant with a 7E15/cm3 dose. P+ implant is 15KeV BF2 implant with a 
5E15 /cm3 dose (Figure: 2.0.20-21). 
 
 
 
 
 
 
Figure: 2.0.20: N+ implant 
 
 
 
 
 
Figure: 2.0.21: P+ implant 
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 P+ implant process is followed by a thin cap-oxidation process in order to 
capsulate the surface of the wafer to prevent out-diffusion of dopants during the final 
anneal process. Anneal process is performed at 1075 degC for 12 seconds (Figure: 
2.0.22). This part of the process is especially important since only one major thermal step 
is used in order to activate the dopants in the technology. 
 
 
 
 
Figure: 2.0.22: Final RTP process. 
 Figure: 2.0.23 outlines a final transistor cross sectional view a test structure with 
the nitride spacer sidewalls. 
 
 
 
 
 
 
 
Figure: 2.0.23: Final transistor micrograph. (TEST STRUCTURE) 
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2.1 Electrical Analysis 
 In order to effectively optimize the manufacturing process, one must study not 
only the overall process flow but the electrical characterization as well. This section will 
focus on the electrical characterization of the technology under review. Figure 2.1.0 
displays the VDS vs. ID with varying VG which is also referred to as “the family of 
curves”. Family of curves highlight an increase in ID due to ISUB as discussed in Section 
1.7. It is important to note that the ID increase due to ISUB doesn’t seem to be a problem 
up untill VDS values of 2.5V or so on a 1.8V technology. It is important to note the HCI 
immunity and not disturb the LDD implants during process optimization. 
 
 
 
 
 
 
 
 
Figure: 2.1.0: VDS vs. ID with varying VG 
 Figure: 2.1.1 outlines the extrapolated linear threshold voltage (VTlin ) calculation 
from the VG vs. ID measurement. Half of the drain voltage of 50mV is subtracted from 
the x-axis intercept of the tangent line which is drawn at the maximum slope 
(tranconductance). Please note the degradation of the drain current at high gate bias as 
mentioned in Section 1.4. 
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Figure: 2.1.1: VG vs. ID to measure VTlin  
 
 Figure: 2.1.2 shows the ISUB dependency to the gate bias. As gate voltage 
increases, the magnitude of the ISUB increases due to increased longitudinal electric field 
near the drain side. However, as gate voltage continues to increase, the potential drop 
between the gate and the drain notes starts to approach zero causing ISUB to drop. ISUB 
appears to be worse at gate voltages around 1.4V. 
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Figure: 2.1.2: VG vs. ID and ISUB due to HCI. 
 It is often times helpful to review the VD vs. Rout by varying VG in an attempt to 
observe most short channel effects in one chart to compare various transistors with each 
other. Figure: 2.1.3 outlines the CLM, DIBL and ISUB noted on this technology. 
 
 
 
 
 
 
 
 
 
Figure: 2.1.3: VD vs. Rout with varying VG 
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 Figure: 2.1.4 shows the drain current observed due to punchthrough effect with 
increased VD and VG=0V. Although punchthrough current is low, modifying the APT 
implant is going to be somewhat challenging due to the lack of VT adjust implant. 
 
 
 
 
 
 
 
Figure: 2.1.4: VDS vs. ID with varying VG.  
 Reverse short channel effect can be seen on Figure: 2.1.5 between NMOS and 
PMOS transistors as well as the high voltage and core transistors. Halo implants will play 
an integral role in controlling this effect as discussed in section 1.5. 
 
 
 
 
 
 
 
Figure: 2.1.5: Reverse Short Channel Effect – L vs. VT  (VTP= Core PMOS VT, VTN, 
Core NMOS VT, VTP7= High Voltage PMOS VT, VTN7, High Voltage NMOS VT) 
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Figure: 2.1.6 outlines the fully saturated drain current (IDSAT) sensitivity to 
channel length. As expected both NMOS and PMOS low voltage transistors as more 
sensitive to changes in the channel length due to thinner gate oxides and smaller channel 
length dimensions. 
 
 
 
 
 
 
 
Figure: 2.1.6: L. vs. IDSAT for various transistors.(IDSATN= Core NMOS IDSAT, 
IDSATP=Core PMOS IDSAT, IDSATP7= High Voltage PMOS IDSAT, 
IDSATP6=High Voltage NMOS IDSAT) 
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Chapter 3 
Six Sigma Methodology 
Both process and electrical analysis is performed to provide the necessary 
background to the reader on the core technology challenges and potential precautions. 
“Six Sigma” as a problem solving methodology is applied in order to outline the work 
accomplished in order to optimize the process.  
Technical definition of six sigma is to design a process such that the defective parts 
per million opportunity does not exceed 3.4 and a CpK of 2.0 when the process is 
centered (Figure: 3.0.0). Process CpK can drift between 1.5 and 2.0 based on the natural 
variation of the mean within short periods of time. 
 Over time, Six Sigma evolved into a  breakthrough management tool, which 
enables companies to increase profits dramatically by streamlining operations, improving 
quality, and eliminating defects and  mistakes. Six Sigma reduces the variables involved 
in a process in order to improve and achieve the goal. The methodology is based on five 
steps of DEFINE, MEASURE, ANALYZE, IMPROVE, CONTROL or also referred to 
as DMAIC [14].  
  
 
 
 
 
 
 
Figure: 3.0.0: Technical definition or “Six Sigma” by Motorola Corp. [14] 
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 Six sigma provides a highly disciplined process to engineers with the necessary 
resources and tools to reach the end goal.. Since the overall objective is to reduce 
performance variation and reduce defects in areas that are important to customer, it would 
be fair to recommend the overall reduction process outlined in Figure: 3.0.1. It would be 
necessary to study the initial Cp and CpK performance to determine the next step for the 
process. For instance, process distribution with poor Cp and CpK would require an 
improvement in Cp first then an improvement in CpK. 
 
 
 
 
 
 
 
 
Figure: 3.0.1: Continues improvement cycle. 
 
 In an attempt to improve the manufacturing process to the desirable Cp and CpK 
values, the DMAIC process outlines in Figure: 3.0.2 will be necessary. Define step 
identifies a project suitable for Six Sigma efforts based on business objectives as well as 
customer needs. Project stakeholders are defined as well as the critical to quality (CTQ) 
parameters based on customer needs. High level supplier, input, process, output, 
customer flow is generated to outline the improvement process for the project. 
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Figure: 3.0.2: Six Sigma DMAIC Process [14]. 
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based on the maximum acceptable process limits. It is highly desirable to understand the 
process variations and interactions during “Improve” step I order to deliver the most 
robust technology. 
3.0 Define 
DEFINE step is one of the most important steps in the process. At this step the 
project goals are established and both the internal and external customers are determined. 
High level deliverables that are associated with this step are: 
1. Problem statement, objective, goals and benefits. 
2. Critical to quality (CTQ) parameters. 
3. Stakeholder Analysis. 
4. Supplier, Input, Process, Output, Customer (SIPOC) relationship. 
Problem statement for this project could be states as “Core 0.18um process 
technology is experiencing excessive cumulative yield loss which is impacting the overall 
site financials.” 
 Objective of the project is to determine the root cause of the yield loss using the 
DMAIC process to identify the process control parameters to reduce variation. 
 Benefits of this project are to increased yield and ultimately the revenue for the 
site. Internal customer satisfaction will also be a side benefit for this project. 
Stakeholder analysis (Figure 3.0.3) is performed in order to determine the 
individual who have a stake in the outcome of the project. They will have direct influence 
on the success of the project by providing resources and direction.  
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 Project: C18 Cumulative Yield Improvement
Date: 4/12/2004
Project Leader: Burcay Gurcan
Name & Function Level of Hours Type/Level/
Position Participation per Frequency of Initials
Week Communication agreement
1 Managing
Paul Edmonds Director Approve 1.0                   Weekly Update
2 Operations
Mark Halfacre Director Approve 1.0                   Weekly Update
3 Process 
Paul Fearon Engineering Consult 0.5                   Weekly Update
Manager
4 Integration
Loren Krott Manager Consult 0.5                   Weekly Update
5 Diffusion
Rich Brown Section Head Inform 0.5                   Phase Review Update
6 Photo
Bob Stone Section Head Inform 0.5                   Phase Review Update
7 Thin Films
Jeff Jernigan Section Head Inform 0.5                   Phase Review Update
8 Etch
Tom Moutino Section Head Inform 0.5                   Phase Review Update
9 Quality
Eric Falconer Director Inform 0.5                   Phase Review Update
10
Level of Participation:  
    Inform   Update on a need to know basis
    Consult   Occasionally obtain advise or expertise
    Include   Provides team members
    Involve   Participates in decision making
    Approve Requires approval prior to implementation  
Figure 3.0.3: Stakeholder Analysis  
 Once the Stakeholder analysis is complete, critical to quality tree map (Figure 
3.0.4) would be necessary in order to understand the input parameters which control the 
CTQ parameters. If one defines the cumulative yield as the product of ET Yield, Die 
Yield and Sort Survival yields, Figure 3.0.4 shows that the ET yield is the only 
component which is not hitting the target yield goal. From this analysis, one must focus 
on the ET performance in order to reach the cumulative yield goal. 
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Response (Y)
98.70%
Measurement definition
Cumulative Yield of all ET parameters.
Customer Requirement Target
ET Yield >99.5%
Specification Limits
USL 100%
LSL 99.50%
Maximum allowable defect rate
5 out of 1000
Response (Y)
98.4%
Measurement definition
Overall Sort Yield
Customer Name Customer Requirement Customer Requirement Target
NSME Fab Management 97% Cumulative Yield Die Yield >98%
Specification Limits
USL 100%
LSL 98%
Maximum allowable defect rate
20 out of 1000
Response (Y)
99.60%
Measurement definition
Cumulative Yield of all ET parameters.
Customer Requirement Target
Sort Survival >99.5%
Specification Limits
USL 100%
LSL 99.50%
Maximum allowable defect rate
5 out of 1000  
Figure 3.0.4: CTQ Tree 
 Going after the ET yield became apparent in order to reach the 97% cumulative 
yield goal however the high level process map along with SIPOC needs to get generated 
in order to understand the suppliers and the customer relationship. SIPOC is often times 
useful in a team setting to get support from every organization in order to successfully 
accomplish the team goals. This project requires the input from the integration, process 
and equipment engineering groups to execute the high level process to deliver the 
customers their required outputs as highlighted in Figure 3.0.5. Process map starts by 
identifying the loss Pareto for the ET yields loss. Process capability analysis as well as 
passive data analysis is performed in order to understand  the variation component. 
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Design of experiments are run to determine or to verify the relationship before 
implementing control charts. 
 
 
 
 
 
 
 
 
 
Figure 3.0.5: Supplier, Input, Process, Output, Customer Chart (SIPOC). 
 
3.1 Measure 
 Measure step helps determine the areas of loss and establish a process capability. 
Often time visual analysis as well as understanding the measurement methodologies are 
studied. Figure 3.1.0 outlines the number of scrap wafers as a result of the ET parameter 
failures. 93% of the total wafer scraps are as a result of the top five ET parameters as 
highlighted in Figure 3.1.0. Electrical testing is performed on the scribe-street test 
structures between two product die as shown on Figure 3.1.1. Scribe-street test structures 
allows product wafers to be screened without impacting the die size.  
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10 Release Transfer Plan
11 Capture "Learnings".
End Point:
 
Equipment Engineering
Eliminate sources of variation and reduce loss.
Process Engineering
Excessive Yield Loss due to process variation or 
poor capability.
Integration Group
Operation or Activity
Who are the suppliers for our 
product or service?  How capable 
are they in meeting our process 
requirements?                                           
What must my suppliers 
provide to my process to 
meet my needs?
What is the most 
appropriate end point 
for the process? What 
product or service does 
the process deliver to 
the customer?
Who are the customers for 
our product or service?  
What are their requirements 
for performance
Determine the start and end points of the process 
associated with the problem and the major steps in 
the process.
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Figure 3.1.0: ET Loss Pareto 
 
 
 
 
 
 
Figure 3.1.1: ET Scribe-street test structures. 
It is important to review and understand the electrical test methodologies for the 
top five problematic ET parameters.  
Linear VT Test conditions for the NMOS transistor is as follows: 
      D: 0.1 V, compliance 10 mA. 
      S: 0 V, compliance 10 mA. 
      G: 0 to 1.8 V, compliance 10 mA. (Ramp) 
      PW Sub: 0 V, compliance 10 mA.  
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Gate voltage is ramped up from 0V. to 1.8V while keeping the drain voltage at 
0.1V and measuring the drain current. Maximum slope point of VG vs. ID curve is 
measured as shown on Figure 3.1.2. x-axis intersect of the tangent line at the maximum 
slope is measured. 50 mV (half of drain voltage) is subtracted from the x-axis intercept to 
calculate the linear threshold voltage. Note that the VTLIN is 0.517V (0.567-0.050) from 
Figure 3.1.2. For high voltage NMOS transistor, the VG is ramped from 0V. to 3.3V. In 
order to test the PMOS threshold voltage the polarity of the applied voltages are switched 
from positive to negative and the appropriate gate voltage is applied as necessary. 
Appropriate compliance values need to be set in order to avoid tester or transistor damage 
due to unexpected factors. 
 
 
 
 
 
 
 
 
Figure 3.1.2: Linear VT test sample graph. 
 Drain current is measured at the fully saturated threshold point such as maximum 
VG and VD values. Test conditions for the NMOS saturation current is as follows. 
      D: 0 to 1.8 V, compliance 10 mA. 
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      S: 0 V, compliance 10 mA.  
      G: 0 to 1.8 V, compliance 10 mA. 
      PW Sub: 0 V, compliance 10 mA . 
 Drain and the gate voltages are ramped together as described above. Drain current 
is measured at VG=VD= 1.8V and divided by the width of the transistor of 10um in order 
to calculate the normalized saturation current. 647uA/um of normalized saturated drain 
current is calculated from 6.47mA of measured drain current from Figure 3.1.3. As in the 
cause of VT, the gate and drain bias voltages are increased to 3.3V for high voltage 
transistors and the polarities are switched to negative for PMOS transistors. 
 
  
 
 
 
 
 
 
 
Figure 3.1.3: Fully saturated drain current measurement. 
 Even though the loss Pareto does not involve any leakage parameters, it is 
important to note the measurement method and also study these parameters through out 
this project. Leakage test is performed by applying the below bias conditions outlined 
below. 
 39 
 
D: 2 V, compliance 20 mA. 
       S: 0 V, compliance 20 mA. 
      G: 0 to 1 V, compliance 20 mA. 
       PW Sub: 0 V, compliance 20 mA. 
 Leakage value is measured at the maximum slope of the VG vs. ID curve. y-axis 
intercept of the tangent line at VG=0V is noted as the leakage measurement. This method 
allows more accurate testing as a result of tested, probe card or environment noise. 
Without the extrapolation method, the presence of light could impact the leakage values 
at no gate bias as shown on Figure 3.1.4. High voltage transistors use a drain bias of 3.5V 
with the same gate bias. Polarity for the PMOS transistor testing is also reversed during 
leakage testing. 
 
 
 
 
 
 
 
 
 
Figure 3.1.4: Extrapolated leakage measurement. 
Leakage due to light 
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 As discussed earlier, it is important to understand the baseline process capability 
of all interested ET parameters. In order to be consistent with the previous discussions, 
the Cp and CpK metrics are used in order to compare the process capability as shown on 
formulas (17) and (18) [11].  
 
 
 
 
 Based on the Cp and CpK performance, three different zones are determined. 
Danger (RED) zone with Cp or CpK values <0.8, Moderate (YELLOW) zone with values 
between 0.8 and 1 and a comfort zone (GREEN) of values >1. 
 
 
 
 
 
 
 
 
 
 
 
Figure 3.1.5: (a) VTN distribution, (b) VTP distribution. 
VTP
Mean -0.4474
Std Dev 0.0276
N 1408
CP 0.846
CPK 0.816
Lower Spec Limit -0.52
Upper Spec Limit -0.38
Portion % Actual
Below LSL 1.6335
Above USL 0.2131
VTN
Mean 0.500
Std Dev 0.016
N 1408
CP 1.458
CPK 0.409
Lower Spec Limit 0.38
Upper Spec Limit 0.52
Portion % Actual
Below LSL 0
Above USL 9.9432
CP/CPK
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>1
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LSL)]X(),XMin[(USL
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--
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-
= (17)
(a) (b) 
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 As seen from the Figure 3.1.5 (a), the VTN distribution CP value is fairly high 
however with a poor CpK of only 0.409. Shifting the VTN distribution without impacting 
the standard deviation would be enough to increase the overall process capability. Same 
is not true for the VTP seen on Figure 3.1.5 (b), where both the shift in mean and 
tightening of the sigma would be necessary. 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 3.1.6: (a) N6_VTX distribution, (b) P7_VTX distribution. 
 High voltage NMOS VT (N6_VTX) distribution could use re-targeting as well as 
the tightening of the overall distribution as seen on Figure 3.1.6(a). Based on the CpK 
value of 0.482, targeting the distribution appears to be more urgent. High voltage PMOS 
VT (P7_VTX) appears to perform fairly well with both Cp and CpK values above 1.0 
(Figure 3.1.6(b)). 
N6_VTX
Mean 0.594
Std Dev 0.039
N 1409
CP 0.858
CPK 0.482
Lower Spec Limit 0.45
Upper Spec Limit 0.65
Portion % Actual
Below LSL 0
Above USL 11.2846
P7_VTX
Mean -0.644
Std Dev 0.028
N 1408
CP 1.187
CPK 1.119
Lower Spec Limit -0.75
Upper Spec Limit -0.55
Portion % Actual
Below LSL 0.071
Above USL 0
CP/CPK
<0.8
>0.8, <1
>1
(a) (b) 
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 NMOS saturation current distribution shown on Figure 3.1.7(a) appears to be a 
capable parameter. On the other hand, IDSATP CpK of 0.544 show a very incapable 
process with a lot Cp as well (Figure 3.1.7(b)) IDSATP mean and sigma needs to be 
improved in order to achieve a capable process. 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 3.1.7: (a) IDSATN distribution, (b) IDSATP distribution. 
 
 Both high voltage NMOS and PMOS saturation current process capability appears 
to be in good shape although the PMOS saturation current shown in Figure 3.1.8(b) could 
benefit from variation reduction. 
 
 
IDSATN
Mean 618.3
Std Dev 21.2
N 1409
CP 1.417
CPK 1.129
Lower Spec Limit 510
Upper Spec Limit 690
Portion % Actual
Below LSL 0
Above USL 0.1419
IDSATP
Mean 314.5
Std Dev 27.9
N 1408
CP 0.836
CPK 0.544
Lower Spec Limit 220
Upper Spec Limit 360
Portion % Actual
Below LSL 0
Above USL 3.5511
CP/CPK
<0.8
>0.8, <1
>1
(a) (b) 
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Figure 3.1.8: (a) N6_IDSAT distribution, (b) P7_IDSAT distribution. 
 
 Log of the leakage measurements were taken in attempt to display a more 
normalized distribution. Overall, the leakage current process capability as shown in 
Figures 3.1.9 and 3.1.10 is in pretty good health however the PMOS leakage current 
shown on Figure 3.1.10(b) needs to be followed closely during characterization. 
 
 
 
N6_IDSAT
Mean 537.6
Std Dev 20.2
N 1409
CP 1.319
CPK 1.115
Lower Spec Limit 470
Upper Spec Limit 630
Portion % Actual
Below LSL 0.3549
Above USL 0
P7_IDSAT
Mean 262.3
Std Dev 11.6
N 1409
CP 1.149
CPK 0.927
Lower Spec Limit 230
Upper Spec Limit 310
Portion % Actual
Below LSL 0.1419
Above USL 0
CP/CPK
<0.8
>0.8, <1
>1
(a) (b) 
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Figure 3.1.9: (a) Log(IDSSXN) distribution, (b) Log(IDSSXP) distribution. 
 
 
 
 
 
 
 
 
 
 
 
Log(IDSSXN)
Mean 2.17
Std Dev 0.26
N 1409
CPK 2.332
Upper Spec Limit 4
Above USL 0
Log(IDSSXP)
Mean 2.39
Std Dev 0.56
N 1324
CPK 0.966
Upper Spec Limit 4
Above USL 0
Log(N6_IDSSX)
Mean -0.05
Std Dev 0.38
N 1409
CPK 3.529
Upper Spec Limit 4
Above USL 0
Log(P7_IDSSX)
Mean -0.92
Std Dev 0.65
N 1409
CPK 2.54
Upper Spec Limit 4
Above USL 0
(a) (b) 
(a) (b) 
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Figure 3.1.10: (a) Log(N6_IDSSX) distribution, (b) Log(P7_IDSSX) distribution. 
 As shown on the table 3.1.0, there are three parameters with alarming CpK 
values. These are the three parameters with the highest number of wafers which are being 
scrapped as shown in Figure 3.1.0. Also there are 6 instances where the Cp and CpK 
values are questionable and needs more attention. 
Cp CpK
<0.8 0 3
>0.8, <1 3 3
>1 5 6  
Table 3.1.0: ET Parametric Cp and CpK Summary. 
 As part of the “MEASURE” step deliverable, the x-input to y-output quality to 
function deployment (XY-QFD) chart is created (Figure 3.1.2) from the information 
gathered during sections 2.0 and 2.1. This table is used as a brainstorming tool in order to 
rank the potential process knobs which would impact the electrical parameters of interest. 
 XY QFD
    Responses (Y)
     Importance (weight) relative to other responses under consideration
3 2 1 1 1
Factors (X) IDSATP VTN N6_VTN P7_IDSAT VTP Totals*
RTP ANL 9 9 9 9 9 72
GATE OX 9 9 9 9 9 72
POLY ETCH 9 9 9 9 9 72
SPCRNITDEP 8 6 7 3 9 55
PHALO IMP- 9 0 0 9 9 45
SPCR ETCH 8 6 6 3 6 51
PWAPT IMPB 0 9 9 0 0 27
PLDD IMPB 9 0 0 9 6 42
P+ IMPB 3 0 0 3 3 15
SAC OX 3 5 3 3 3 28
NWAPT IMPP 9 0 0 9 9 45
POLY DEP 3 3 3 3 3 24
PLYSEAL OX 3 3 3 3 3 24
NLDD IMP- 0 9 0 0 0 18
NHALO IMP- 0 9 0 0 0 18
COMP ETCH 0 3 3 0 3 12
N+ IMPA 3 0 3 0 3 15
HNHALOIMPB 0 6 9 0 0 21
Totals** 85 86 73 72 84
Recommended rating scale
0  = no possible effect, 3  = possible effect, 6  = known moderate effect, 9  = known large effect  
Table 3.1.2: XY-QFD Table 
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3.2 Analyze 
 ANALYZE step allows the engineers to take a step back and understand the 
available data which may be considered in order to design the experiments. Restricted 
maximum likelihood (REML) variance analysis is a good example of understanding 
where the variation is coming from. REML uses random effects in the context of the 
analysis of variance to denote factors in an ANOVA design with levels that are not 
deliberately arranged by an experiment such as lot, wafer and et site location on the 
wafer. Figure 3.2.0 summarizes the IDSATP REMP variance analysis results where the 
20.6% of the total variation can be explained from lot to lot and 19.4% of the variation is 
site to site (across wafer) given a 9 site sample, however there is about 55% unexplained 
variation which could be due to product type, furnace run or other variables. Visual 
analysis of the IDSATP timeplot shows an opportunity to eliminate fliers that are present 
across wafer. 
 
 
 
 
 
 
 
 
 
Figure 3.2.0: IDSATP Timeplot with REML Variance analysis 
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 47 
 
 
 
 
 
 
 
 
Figure 3.2.1: VTN Timeplot with REML Variance analysis 
 REML Variance analysis of the VTN parameter (Figure 3.2.1) yields a strong 
dependence from one lot to an other where 69% of the total variation is lot-to- lot. 
Timeplot analysis confirms the re-targeting aspect of this parameter with respect to the 
specification limits. Same observation could be made for the N6_VTX parameter where 
the 84% of the total variation is lot-to-lot with a potential process re-targeting (Figure 
3.2.2) 
 
 
 
 
 
 
 
Figure 3.2.2: N6_VTX Timeplot with REML Variance analysis 
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 VTP time plot (Figure 3.2.3) yields a similar conclusion as IDSATP with elevated 
site to site variation with high residual component of 47%. Eliminating the across wafer 
variation will help the overall distribution. 
 
 
 
 
 
 
 
 
 
Figure 3.2.3: VTP Timeplot with REML Variance analysis 
 P7_IDSAT has a strong lot-to-lot component of 54% with potential across wafer 
variation reduction opportunities (Figure 3.2.4). 
 
 
 
 
 
 
 
Figure 3.2.4: P7_IDSAT Timeplot with REML Variance analysis 
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 It is important to note that the previous knowledge on the parametric variation 
which is under investigation. Figure 3.2.5 shows the IDSATP box plot by wafer from 
various final anneal RTP chambers for a given lot. There is a strong tool to tool as well as 
chamber to chamber variation which may help explain the “residual” discussed on all 
parameters, primarily IDSATP Figure 3.2.0. 
 
 
 
 
 
 
 
 
 
 
Figure 3.2.5: IDSATP by wafer from various RTP tools/chambers. 
 
 It is important to outline the high level process map and determine the factors 
which will be explored in the IMPROVE step. Only the effects of the front end 
parameters will be explored. Inline ET will be used as a process verification step and only 
the end of line ET data will be analyzed for the experiments. Process steps which are 
highlighted in red will be studied. 
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Figure 3.2.6: Process Map 
3.3 Improve 
 Previous chapters are sections discussed the factors which will be studied as well 
as the responses which will be looked at. Factors of interest are NWAPT implant, 
PWAPT implant, Gate Oxide thickness, poly photo, poly etch, PLDD implant, PHALO 
implant, HNHALO implant, NLDD implant, NHALO implant, Spacer nitride thickness, 
spacer etch and final anneal process (RTP). Responses will be VTN, VTP, IDSATP, 
P7_IDSAT, and N6_VTN. Other ET parameters will also be reviewed to make sure that 
there is no negative impact.  
Process verification 
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 Figure 3.3.0 provides a high level guideline in setting up an efficient experiment.  
”An efficient experiment is an experiment that derives the required information at the 
least expenditure of resources.” [15]. 
 
 
 
 
 
 
 
 
Figure 3.3.0: High level guideline for setting up an experiment [14]. 
3.3.0 DOE1 
As mentioned earlier sections, it is important to understand the effects of the major 
physical changes like poly critical dimension (POLY FICD), gate-oxide thickness, spacer 
formation and rapid thermal processing (RTP) on the electrical test structures. In order to 
achieve this goal, Box-Behnken design was to test the tolerance of the process with 
respect to the investigated parameters. 
The Box-Behnken design was used as opposed to a Central Composite Design 
(CCD) to model a curved surface for the continues factors. One distinguishing feature of 
the Box-Behnken design is that there are only three levels per factor. Another important 
difference between the two design types is that the Box-Behnken design has no points at 
the vertices of the cube defined by the ranges of the factors. This is sometimes useful 
Complete knowledge
Optimization 1-3 factor 
studies, complex fits possible
Characterization 3-8 factor 
studies, response surface 
method (RSM) linear, 2 factor 
interactions and quadratics 
effects 
Screening 6-20 factor studies, 
typically linear effects only.  
Used when understanding of 
the product or process is low.
100%
80%+
75%+
50%+
0%
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when it is desirable to avoid these points due to engineering considerations. The price of 
this characteristic is the higher uncertainty of prediction near the vertices compared to the 
central composite design. 
Upon reviewing the process of record conditions, the most efficient experiment was 
setup as described in Table 3.3.0. 
 
 
 
 
 
Table 3.3.0: DOE1 Factors 
Rapid thermal process conditions are not measured or monitored during the 
processing of the wafers. The process temperature is set at target value and the tool 
qualifications are such that it guarantees to be between +/- 4degC. of the target 
temperature. If the process if set to 1000degC. the tool is guaranteed to run between 
996degC. to 1004degC.  
Table 3.3.1 was created using three of the four factors shown in table 3.3.0. Creative 
method had to be utilized in order to overcome the barrier of having 25 wafers as a 
sample size. Poly critical dimension was varied across the wafers in order to achieve the 
duplication effort of the above DOE setup (Figure 3.3.1). Poly photo exposure settings 
were varied by zone as described in Figure 3.3.2. 
 
 
107910751071RTP (°C)
10501000950C. Sp.Nit (Å)
383634B. GateTox (Å)
0.200.190.18A. POLY CD 
(um)
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Run Gate Ox (A) Spacer TOX (A) RTP Temp (degC) 
1 34 950 1170 
2 36 1025 1170 
3 38 1025 1166 
4 34 1100 1170 
5 34 1025 1174 
6 34 950 1170 
7 38 950 1170 
8 34 1025 1174 
9 36 1100 1166 
10 38 1025 1174 
11 36 1100 1166 
12 38 1100 1170 
13 38 950 1170 
14 38 1025 1174 
15 36 950 1166 
16 36 1025 1170 
17 36 950 1174 
18 36 1100 1174 
19 34 1025 1166 
20 34 1025 1166 
21 36 1025 1170 
22 38 1100 1170 
23 36 1100 1174 
24 34 1100 1170 
25 36 950 1166 
Table 3.3.1: DOE 1 Setup without the Poly CD variation. 
 One of the biggest challenges of this experiment was the sample size which was 
used during these splits. Loosing one wafer during the fab process would eliminate 3 
settings of the experiment. Out of all four process steps, gate oxidation an spacer 
deposition were part of a batch processing tool, poly etch and RTP anneal were part 
of a single wafer processing tool. Performing experiments around the batch 
processing tools have always been difficult due to the required number of wafers 
which needs to run in the tool as well as the experiments impact to the manufacturing 
group. It is important to determine prior engineering support at those batch 
operations. On tools which processed single wafers at a time were slightly easier to 
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perform the necessary splits. Prior test wafers runs were required to determine the 
process settings to achieve the desired thickness and critical dimensions. 
 
 
 
 
 
 
 
 
 
 
Figure 3.3.1: Box-Behnken design duplicated for each Poly CD target. 
 
 
 
 
 
 
 
 
Figure 3.3.2: Poly CD factor setup across wafer with selected ET sample locations. 
 
Spacer TOX
Gate TOX
RTP Temp
Poly FICD=0.175 Poly FICD=0.190 Poly FICD=0.205
0.190um0.175um 0.205um
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Overall DOE1 responses to the selected inputs were very strong as shown in 
Figures 3.3.3, 3.3.4 and 3.3.5. RTP temperature and spacer nitride thickness played a 
strong role in the variation observed in PMOS.  
 
 
 
 
 
Figure 3.3.3:IDSATP Response 
Overall model was able to predict the IDSATP variation with an R-square value 
of 0.99 and P value< 0.05 (Figure 3.3.3). Spacer Nitride thickness as well as the RTP 
temperature were the two biggest contributors followed by Gate-Oxide thickness and 
Poly FICD to the variation in IDSATP. The effect of the nitride thickness to the PMOS 
IDSAT was not expected. Historic correlations to Spacer Nitride thickness was never an 
issue. Due to the response surface characteristics of the experimental designs, few two-
level interactions were observed between Gate-Oxide thickness/RTP temperature and 
Nitride Spacer/ RTP Temperature. Also two polynomial effects of Poly FICD and Gate-
Oxide thickness were observed on IDSATP as shown on Figure 3.3.8(b).  
 Similar strong response was observed on the variation of VTP. Predicted model 
was statistically significant with an R-square value of 0.986 and a P-value <0.05 (Figure 
3.3.4). RTP temperature and Spacer Nitride thickness were the two biggest contributors 
to the variation in VTP. Interactions between Gate-Oxide/RTP temperature and Spacer 
Nitride/RTP temperature was observed as shown in Figure 3.3.8 (a). 
 56 
 
 
 
 
 
 
Figure 3.3.4: VTP Response 
Maine effect of Gate-Oxide thickness had a very significant impact to the 
variation in VTN followed by the Spacer Nitride and RTP temperature. Predicted model 
was statistically significant with a P-value of <0.05 where the factors explained 99.3% 
(Figure 3.3.5) of the VTN variation. No significant two factor interactions were observed 
with the factors used in this experiment as shown on Figure 3.3.10 (b). 
 
 
 
 
 
 
Figure 3.3.5: VTN Response 
 RTP temperature showed a significant response to the IDSATP, IDSSXP and 
VTP standard deviation. Reducing the RTP temperature will greatly reduce IDSATP, 
IDSSXP and VTP variation as see on Figures 3.3.7 and 3.3.8. 
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Figure 3.3.6: RTP Temperature vs. (a) IDSATP St. Dev. (b) IDSSXP St. Dev. 
 
 High voltage PMOS IDSAT and high voltage NMOS VT showed a significant 
response to the DOE input parameters with 0.98 R-square value as seen on Figures 3.3.6 
(a) and (b). 
 
 
 
 
 
 
 
 
Figure 3.3.7: RTP Temperature vs. (a) IDSATP St. Dev. (b) IDSSXP St. Dev. 
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Figure 3.3.8: RTP temperature vs. VTP St. Dev. 
 The effect of the nitride spacer thickness on all parameters was very significant 
and important. Reducing the nitride spacer thickness variation could also play an integral 
role in tightening the overall process distribution. 
 
 
 
 
 
 
 
Figure 3.3.9: DOE1 factors vs. (a) VTP and (b) IDSATP responses 
 Strong interaction between the RTP temperature and other parameters such as 
Poly CD, gate oxide thickness and nitride spacer on almost all parameters were observed. 
 
 
(a) (b) 
 59 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 3.3.10: DOE1 factors vs. (a) IDSSXP and (b) IDSSXN responses (c) IDSATN and 
(d) VTN responses 
 
Based on the data analysis of DOE1, it is important to note the importance of the 
RTP temperature and spacer nitride thickness on the ET parameters. As a result of this 
DOE, the effect of the spacer etches process must be studied. 
 
 
(c) (d) 
(a) (b) 
 60 
3.3.1 DOE2 
It was necessary to understand the variation in which the various implants introduced 
on the ET parameters. Reviewing the CMOS architecture process led us to the three 
critical implant steps, APT, LDD & HALO (also known as POCKET) implants. Since 
this technology does not employ VT adjust implant, the APT implant energy was used in 
order to alter the surface dopant concentration. LDD and HALO implant dose values 
were used to design the experiment. Full factorial experiment was designed for both 
NMOS and PMOS using three factors with two settings with a center point as shown on 
table 3.3.2. 
APT LDD HALO 
- - - 
- - + 
- + - 
- + + 
+ - - 
+ - + 
+ + - 
+ + + 
0 0 0 
Table 3.3.2: DOE2 design for both NMOS and PMOS 
 
 Unfortunately an incorrect test vehicle was used without the high voltage 
transistor module. Even though, valuable characterization data was gathered from this 
experiment as seen on Figures 3.3.11, 3.3.12 and 3.3.13, the experiment had to be 
repeated in order to study the effects of the high voltage transistor effects. It is important 
to note that no two factor interactions were observes between APT, LDD and HALO 
implants.  
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Figure 3.3.11: PHALO, PLDD, NWAPT vs. (a)IDSATP and (b)VTP 
 
 
 
 
 
 
Figure 3.3.12: HALO, LDD, APT implant vs. (a) IDSSXP and (b) IDSSXN 
 
 
 
 
 
 
 
Figure 3.3.13: NHALO, NLDD, PWAPT vs. (a)IDSATN and (b)VTN 
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Pattern PWAPT(KeV) NLDD NHALO Mean(VTN) Mean(IDSATN) Mean(IDSSXN) 
--- 40 3.9E+14 1.7E+13 0.514 548.02 1.72 
--+ 40 3.9E+14 2.1E+13 0.581 502.41 0.90 
-+- 40 6.1E+14 1.7E+13 0.491 601.21 2.31 
-++ 40 6.1E+14 2.1E+13 0.561 550.71 1.40 
+-- 80 3.9E+14 1.7E+13 0.431 607.36 2.87 
+-+ 80 3.9E+14 2.1E+13 0.501 549.16 1.82 
++- 80 6.1E+14 1.7E+13 0.406 663.62 3.54 
+++ 80 6.1E+14 2.1E+13 0.482 606.23 2.47 
000 60 5E+14 1.9E+13 0.490 580.42 2.16 
Pattern NWAPT(KeV) PLDD PHALO Mean(VTP) Mean(IDSATP) Mean(IDSSXP) 
--- 90 6E+13 2.7E+13 -0.451 275.23 71.94 
--+ 90 6E+13 3.1E+13 -0.488 253.04 18.16 
-+- 90 1E+14 2.7E+13 -0.420 305.79 362.45 
-++ 90 1E+14 3.1E+13 -0.462 283.67 88.67 
+-- 130 6E+13 2.7E+13 -0.381 310.70 671.20 
+-+ 130 6E+13 3.1E+13 -0.430 284.59 118.10 
++- 130 1E+14 2.7E+13 -0.348 336.84 2682.04 
+++ 130 1E+14 3.1E+13 -0.398 306.52 467.23 
000 110 8E+13 2.9E+13 -0.462 277.57 63.50 
Table 3.3.3: DOE2 NMOS and PMOS Response Summary 
 As discussed in chapter 2, the APT implant is shared by both low voltage and 
high voltage transistors. In the case of NMOS, it is possible to de-couple the effects of the 
PWAPT with a separate HNHALO and HNLDD implants. PMOS transistors however 
don’t have that option since all implants for both high voltage and low voltage transistors 
are the same.  
 
 
 
 
]Figure 3.3.14: Low and High Voltage NMOS transistors with different implants. 
NMOS
P-well P-well
STI
N+N+
NLDD HNLDD
PWAPT PWAPT
N+ N+
NHALO HNHALO
High Voltage NMOS
 63 
 Second experiment was designed similar to DOE2, however HNHALO was also 
included to the experiment to help modify the high voltage transistor parametrics. Figure 
3.3.15 shows the PWAPT implant energy sensitivity to VTN and IDSATN. As the 
implant energy increases, surface boron concentration decreases which allows the NMOS 
transistor turn on easier. Reduction in the threshold voltage allows more drive current 
which can be seen on Figure 3.3.15 (b). 
 
 
 
 
 
 
 
Figure 3.3.15: PWAPT energy vs. (a) VTN and (b) IDSATN. 
 Since PWAPT implant is common between the low voltage transistors as well as 
the high voltage transistors, the increased implant energy reduces the high voltage 
threshold voltage and increases the saturation current on Figure 3.3.16. Since the gate 
oxide thickness on the high voltage transistor is thicker, the gate has less control over the 
channel region. This allows the high voltage NMOS transistor to become more sensitive 
to changes in channel doping concentration. Low voltage transistor VT moves about 18 
mV per 10KeV change in PWAPT energy compared to 31mV per 10KeV for the high 
voltage transistor.  
 
(a) (b) 
VTN = 0.63745 - 0.00185*PWAPT 
Rsquare= 0.997 
IDSATN = 532.01 + 0.8435 *PWAPT 
Rsquare= 0.576 
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Figure 3.3.16: PWAPT energy vs. high voltage (a) N6_VTN and (b)N6_IDSAT 
 
 Even though the high voltage transistor is more sensitive to the changes in the 
PWAPT, the low voltage transistor independent HNHALO implant was available to shift 
the N6_VTN value. Increasing the HNHALO dose decreased the drain to substrate space 
charge region which makes the transistor harder to turn on and also conduct current. Both 
core NMOS transistors as well as the high voltage NMOS transistor threshold voltages 
could be altered by independently. 
 Based on the prediction profiler shown on Figure 3.3.17, both VTN and N6_VTX 
can be re-centered by increasing the PWAPT energy. This increased energy will reduce 
the B surface concentration for both transistors thus enabling the formation of the 
inversion layer easier.  Since the APT energy sensitivity is much greater for the N6_VTX 
transistor, HNHALO implant dose could be modified (increased) to bring the high 
voltage threshold to the center of the current specification. 
 
(a) (b) 
N6_VTN = 1.0015 - 0.00316*PWAPT 
Rsquare= 0.988 
 
N6_IDSATN = 375.1 + 1.178*PWAPT 
Rsquare= 0.973 
 
 65 
 
 
 
 
 
 
 
 
Figure 3.3.17: Prediction profiler (a) IDSATN, VTN and (b)N6_IDSAT, N6_VTX as 
function of APT and HALO implants. 
 
 
 
 
 
 
 
 
 
Figure 3.3.18: Prediction profiler (a) IDSATN, VTN and (b)N6_IDSAT, N6_VTX as 
function of APT and HALO implants. 
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 Since the core PMOS transistor and the high voltage PMOS transistors share all 
of the implant, there is no way of moving the core PMOS threshold voltage without 
significantly impacting the high voltage threshold voltage.  
3.3.2 DOE 3 
 DOE1 suggested that the reduction in the RTP temperature from 1075degC to 
1071degC would not only reduce the PMOS IDSAT however also reduce the standard 
deviation as well. Due to the complexity of the tools which are running these process 
steps provided the insight into reducing the RTP temperatures even more and by 
increasing the time of process in order to keep the overall thermal budget the same. 
DOE3 was designed as seen on table 3.3.5. Two factors of RTP time and temperature was 
explored. Due to the complexity of the recipe calibration and creation, three temperature 
settings across five time settings was used.  
RTP 
Temperature 
(degC) 
RTP 
Time 
(Sec) 
1055 12 
1055 15 
1055 18 
1055 21 
1055 24 
1060 12 
1060 15 
1060 18 
1060 21 
1060 24 
1065 12 
1065 15 
1065 18 
1065 21 
1065 24 
1071 12 
Table 3.3.5: DOE3 Design with RTP Temperature and Time as factors. 
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 Interaction between the RTP time and temperature was observed on the core 
PMOS and NMOS parameters as described in Figure 3.3.19 and 3.3.20. As RTP time is 
increased, the impact of the temperature variation on the ET parameters increase. 
 
 
 
 
 
 
 
Figure 3.3.19: Interaction profiles of RTP time and temperature to (a) VTP, (b) IDSATP 
 
 
 
 
 
 
Figure 3.3.20: Interaction profiles of RTP time and temperature to (a) VTN, (b) IDSATN 
 The impact of the RTP time is far greater on the ET parametrics than the 
temperature variation.  
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Figure 3.3.21: Prediction profiler of RTP Time and Temp. vs. (a) IDSATP, VTP and (b) 
IDSATN, VTN. 
 Figure 3.3.22 shows the effect of the RTP time on the IDSATP and various RTP 
temperatures. It is important to note that by changing the RTP temperature to 1060degF 
and increasing the time to 15 sec, it is possible to match the IDSATP values of the 
process of record of 1071 degC at 12 sec (Figure 3.3.22 (a)). by dropping the temperature 
about 11 degC and increasing processing time to 15 sec. Also appears to provide the best 
IDSATP standard deviation across wafer as seen on Figure 3.3.22(b).  
 
 
 
 
 
 
 
Figure 3.3.22: RTP Time at various temperatures vs. (a) IDSATP mean and (b) St. Dev. 
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 Even though, 1060 degC at 15 sec. appears to be the right temperature, VTP and 
VTN parametric shift at those temperatures appear to be more than desired as shown on 
Figure 3.2.23 (a) & (b). 
 
 
 
 
 
 
 
Figure 3.3.23: RTP Time at various temperatures vs. (a) VTP and (b) VTN. 
 Resistors at 1050 degC with the 15 sec. process also shows a mismatch as seen on 
Figure 3.3.23, compared to the existing process target of 1071 degC for 12 sec. 
 
 
 
 
 
 
 
Figure 3.3.24: RTP Time at various temperatures vs. (a) P+ Composite resistor and (b) 
P+ PLY resistor. 
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3.3.3 DOE4 
 Main purpose of the spacer etch experiment was to explore the sensitivity of the 
etch process given the importance of the spacer nitride deposition uniformity from 
DOE1. This experiment was designed using a single factor of the spacer over-etch time 
as seen on table 3.3.6. 
Spacer Over-
etch (sec) 
10 
12 
14 
16 
17 
Table 3.3.6: Spacer Over-Etch DOE. 
 Very strong parametric dependence of the spacer over etch is observed as seen 
from Figures 3.3.24-28. 
 
 
 
 
 
 
 
Figure 3.3.25: Spacer Over-Etch (sec) vs. (a) VTN and (b) IDSATN 
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Figure 3.3.26: Spacer Over-Etch (sec) vs. (a) VTP and (b) IDSATP 
 
 
 
 
 
Figure 3.3.27: Spacer Over-Etch (sec) vs. (a) N6_VTX and (b) N6_IDSAT 
 As nitride sidewall gets over-etched, the critical dimension which protects the 
LDD implants get smaller. This reduction in the LDD region ends up increasing the 
saturation current and also allows transistors to turn on easier. This response is fairly 
linear for NMOS however, appears to saturate for PMOS.   
 
 
 
 
 
Figure 3.3.28: Spacer Over-Etch (sec) vs. (a) P7_VTX and (b) P7_IDSAT 
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Spacer over-etch removes more of the oxide which is used to protect the silicon 
and the poly surface and prevent channeling. As the etch process removes all of the 
oxide, the surface is left with no screen thus causing the resistor values to saturate after 4 
seconds as seen on Figure 3.3.28. 
 
 
 
 
 
 
 
Figure 3.3.29: Spacer Over-Etch (sec) vs. (a) P+ Composite Resistor and (b) P+ poly 
resistor. 
 It is important to control the spacer etch process or even improve the overall 
uniformity of the process due to their impact on the ET parametric values. 
3.4 Control 
 One of the most important parts of the six sigma process is to make sure that the 
control plan for the critical knobs are present. If they are not present, establishing the 
correct control plan is crucial. Figures 3.4.0-2 are good examples of the control charts 
which are important to the performance of ET parameters of interest. 
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Figure 3.4.0: (a) Gate oxide thickness, (b) Poly CD control charts. 
 
 
 
 
 
 
 
Figure 3.4.1: (a) RTP, (b) Nitride thickness control charts 
 
 
 
 
 
 
Figure 3.4.2: Spacer Etch Control Chart. 
(a) (b) 
(a) (b) 
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 Clear product specifications such as delivering the results of the characterization 
study is essential for engineers to understand where the limits for each process steps are 
coming from. Sampling plan for each step along with an effective metrology allows 
engineers to set the correct systems in place to catch the real problems and react 
effectively with the right out-of-control action plan.  
Chapter 4 
Summary of Results 
 Series of experiments were completed with statistically significant results. By 
studying the process interactions and responses, series of process changes were 
implemented with correct control plan which improved the overall process Cp and CpK. 
Cp CpK Cp CpK
<0.8 0 3 <0.8 0 0
>0.8, <1 3 3 >0.8, <1 0 0
>1 5 6 >1 8 12
Old Process Capability New Process Capability
 
Table 4.0.0: Process capability comparison between the old and the new process. 
 RTP temperature was reduced from 1075 degC to 1071 degC in order to reduce 
the IDSATP mean as well as the standard deviation from DOE1 (Figure 4.0.3). Also, 
improvement in the spacer nitride deposition process was accomplished by the unit 
process engineer Jerald Rock in order to reduce variation on both IDSATP (Figure 4.0.3) 
and P7_IDSAT (Figure 4.0.7). Further reduction in the RTP temperature by increasing 
the RTP time was attempted during the DOE3 analysis but wasn’t successful as a result 
of differences in thermal budget of various species. 
  
 75 
DOE2 learnings allowed us to increase the PWAPT implant energy allowing the  
VTN to be able to re-center (Figure 4.0.0) without sacrificing the leakage current as seen 
on Figure 4.0.1 and Figure 4.0.8.  
 As noted during the DOE2 discussion, the high voltage transistor was much more 
sensitive to the changes in the PWAPT implant as a result the N6_VTX moved twice as 
much. HNHALO implant was increased in order to bring back the N6_VTX to the center 
of the specification limits as seen on Figure 4.0.4. PHALO implant was also increased in 
order to decrease the VTP and the P7_VTX parameters to improve the CpK values as 
shown on Figures 4.0.2 and 4.0.6. Even though IDSATP standard deviation showed a 
significant improvement by further reduction in temperature and increased time, attempt 
to decrease the RTP temperature further by increasing the RTP Time failed as a result of 
not matching other ET parameters to the process of record.  
 
 
 
 
 
 
 
 
 
 
Figure 4.0.0: VTN (a) old, (b) new distribution. 
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Figure 4.0.1: IDSATN (a) old, (b) new distribution. 
 
 
 
 
 
 
 
 
 
 
 
Figure 4.0.2: VTP (a) old, (b) new distribution. 
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Figure 4.0.3: IDSATP (a) old, (b) new distribution 
 
 
 
 
 
 
 
 
 
 
Figure 4.0.4: N6_VTN (a) old, (b) new distribution 
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Figure 4.0.5: N6_IDSATN (a) old, (b) new distribution. 
 
 
 
 
 
 
 
 
 
 
Figure 4.0.6: P7_VTP (a) old, (b) new distribution. 
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Figure 4.0.7: P7_IDSATP (a) old, (b) new distribution. 
 
 
 
 
 
 
 
 
 
 
Figure 4.0.8: IDSSXN (a) old, (b) new distribution. 
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Figure 4.0.9: IDSSXP (a) old, (b) new distribution. 
4.0 Conclusion 
 0.18 micron CMOS process was optimized by understanding the overall process 
and technology limitations as well as applying the six-sigma problem solving 
methodologies. Valuable process characterization data was gathered as a result of running 
series of design of experiments to be able to modify the electrical test characteristics.  
 Low voltage NMOS transistor optimization was accomplished by increasing the 
PWAPT (B) implant energy which ended up reducing the boron surface concentration 
thus enabling the transistor to turn on easier. The risk with this approach was to move the 
peak of the implant beyond the region of source to drain punchthrough. Leakage 
parameters were monitored to make sure that punchthrough was not an issue. Since the 
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high voltage NMOS transistor VT  is more sensitive to PWAPT, HNHALO (B) implant 
was used to bring back the VTs higher for this transistor. 
 DOE2 also allowed us to increase the PMOS VTs by increasing the PHALO (As) 
dose which effectively reduced the drain to substrate transition region. High voltage 
PMOS VTs were also impacted by this change which ended up improving the CpK for 
this parameter as well. 
 DOE1 and DOE3 over emphasized the importance of the activation annealing 
process temperature. RTP temperature was reduced from 1075 degC to 1071 degC in 
order to achieve a more uniform PMOS drives. Boron penetration through the gate oxide 
during RTP processing is a major concern in controlling the threshold voltage. Boron 
diffusivity through the gate oxide is faster on thinner oxides and during higher RTP 
processes [20] which may be the reason for this sensitivity. 
 Transient-Enhanced diffusion could also be the primary root cause why the 
PMOS transistor was so sensitive to the changes in the RTP temperature and time. TED 
takes place as a result of lattice damage due to ion implantation. Silicon interstitials get 
injected from the implant damaged area in the substrate during the beginning of the 
thermal processing. One alternative is to run the RTP process at higher temperatures with 
faster ramp rates as illustrated on Figure 4.0.10 (a).  
 Improved spacer nitride deposition process and the spacer etch process also 
helped the overall process sigma. This was believed to be caused by more uniform etch 
across the wafer and less micro-trenching which may be the responsible phenomenon for 
the across wafer uniformity.  
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Figure 4.0.10: Thermal Budget Variations  
 Also due to the Poly CD sensitivity to saturation current, a feed forward algorithm 
may be implemented at the final anneal process. If the Poly CD measurements are 10nm. 
lower than the actual target, a 2 degC decrease in RTP temperature could be applied. 
Similarly, if the CD values are 10nm. higher  that the target than a 2 degC increase in the 
temperature could be made. Automation system need to be created in order to run the  
algorithm necessary and more complex algorithms could be created with further response 
surface studies.   
4.1 Future Work 
Both PMOS and NMOS transistors suffered from not having seperate threshold 
adjust implants. It would be highly desirable to implement a VT  adjust implants for all 
transistors seperately. The biggest downfall to this would be the added cost of additional 
mask layers as well as photo and implant tool capacity due to four threshold adjust 
implants. 
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Importance of the Poly CD was noted from the electrical characteriation of the 
technology as well as the DOE1 analysis. Further optimization to the etch process could 
be made by the unit process engineer. Also, in order to improve the ET variation, Poly 
etch to RTP final anneal feed forward system could be implemented.  
A better controlled thermal kinetics is necessary to selectively optimize the 
reaction rates for different process segments at different temperatures, which will require 
splitting up the final anneal processes between the PMOS and the NMOS transistors. 
Spike anneals (1100 degC,~ 0 s) with fast ramp-rates (240 degC/s) and fast cool down 
rates (86 degC/s) could be explored for this technology node.  
It is important to investigate the effect of the LDD and HALO implant angle on 
ET parameters. Also, the overall implant screening efficiency of the various oxide layers 
could be studied. 
This study did not attempt to understand the impact of the N+ and P+ implants on 
the ET responses. Due to the non-uniform channel profile, the N+ and P+ implants could 
play a significant role in the threshold voltage and saturatio current. 
Characterizing the family of curves, VT roll-off and sub-threshold slope for 
various splits mentioned in this study could yield more clues in fine tunning the overall 
process. 
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Appendix A – DOE1 Data 
Row# 
POLY 
FICD GateOx SpcrNit RTP_temp M(IDSATP) M(VTP) 
1 0.175 34 950 1075 393.34 -0.386 
2 0.175 34 1000 1071 318.79 -0.445 
3 0.175 34 1000 1079 407.16 -0.369 
4 0.175 34 1050 1075 321.51 -0.432 
5 0.175 36 950 1071 329.82 -0.431 
6 0.175 36 950 1079 404.87 -0.366 
7 0.175 36 1000 1075 336.15 -0.426 
8 0.175 36 1050 1071 286.61 -0.471 
9 0.175 36 1050 1079 318.43 -0.434 
10 0.175 38 950 1075 383.11 -0.388 
11 0.175 38 1000 1071 318.67 -0.450 
12 0.175 38 1000 1079 346.08 -0.407 
13 0.175 38 1050 1075 287.03 -0.451 
14 0.19 34 950 1075 406.57 -0.360 
15 0.19 34 1000 1071 315.95 -0.431 
16 0.19 34 1000 1079 417.50 -0.342 
17 0.19 34 1050 1075 326.70 -0.408 
18 0.19 36 950 1071 330.13 -0.413 
19 0.19 36 950 1079 417.74 -0.335 
20 0.19 36 1000 1075 344.82 -0.397 
21 0.19 36 1050 1071 288.22 -0.451 
22 0.19 36 1050 1079 324.42 -0.407 
23 0.19 38 950 1075 382.62 -0.367 
24 0.19 38 1000 1071 319.84 -0.425 
25 0.19 38 1000 1079 353.71 -0.378 
26 0.19 38 1050 1075 289.83 -0.436 
27 0.205 34 950 1075 364.05 -0.379 
28 0.205 34 1000 1071 291.15 -0.440 
29 0.205 34 1000 1079 379.58 -0.360 
30 0.205 34 1050 1075 301.07 -0.417 
31 0.205 36 950 1071 301.34 -0.425 
32 0.205 36 950 1079 370.90 -0.364 
33 0.205 36 1000 1075 317.60 -0.406 
34 0.205 36 1050 1071 270.62 -0.450 
35 0.205 36 1050 1079 299.73 -0.419 
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36 0.205 38 950 1075 336.77 -0.392 
37 0.205 38 1000 1071 292.42 -0.436 
38 0.205 38 1000 1079 323.54 -0.394 
39 0.205 38 1050 1075 267.51 -0.441 
Row# M(IDSSXP) M(IDSATN)M(VTN) M(IDSSXN) M(N6_IDSAT)M(N6_IDSSX) 
1 6478.9 793.3 0.354 70262.5 743.6 529979.1 
2 144.7 754.3 0.370 26184.8 711.2 221253.3 
3 16509.0 794.7 0.353 84378.5 747.0 581095.1 
4 315.5 757.7 0.369 28559.1 722.3 367911.0 
5 640.2 710.2 0.407 19383.8 683.9 59674.8 
6 34432.3 749.6 0.393 56290.7 707.5 78924.1 
7 990.0 713.5 0.413 18445.6 690.4 84293.8 
8 65.1 689.2 0.428 7894.3 676.7 94750.9 
9 377.6 703.3 0.415 13060.9 685.3 70689.7 
10 14139.0 717.6 0.418 24785.1 697.7 82592.4 
11 454.9 688.7 0.433 9834.9 677.9 75177.8 
12 2792.0 702.0 0.424 14103.6 689.9 68509.8 
13 107.2 672.4 0.439 4457.0 671.3 41760.5 
14 23255.2 782.4 0.348 60500.7 736.7 378702.0 
15 177.3 738.2 0.366 20460.7 705.1 168229.1 
16 54077.3 779.7 0.346 63801.5 742.6 474319.2 
17 626.0 743.0 0.361 21090.4 716.9 269437.4 
18 869.7 705.6 0.392 16361.3 682.2 51104.1 
19 85296.6 743.5 0.372 46801.0 707.6 70651.3 
20 2302.6 708.7 0.398 13615.1 691.4 76374.1 
21 86.3 680.0 0.418 5408.5 675.0 77502.1 
22 743.6 698.6 0.397 11639.1 685.4 62009.8 
23 26578.9 697.2 0.407 21357.4 688.6 61146.6 
24 830.4 670.5 0.430 6127.5 670.2 51179.1 
25 7942.8 691.4 0.414 11490.6 686.4 46268.7 
26 170.4 662.8 0.430 4400.8 666.1 31598.1 
27 2257.8 747.8 0.355 29982.8 708.1 170928.5 
28 55.3 711.1 0.369 10281.8 674.7 64449.0 
29 5578.7 749.2 0.350 30308.2 714.2 199429.6 
30 184.8 716.9 0.362 12074.8 688.5 116563.8 
31 171.7 682.6 0.388 8161.7 656.4 20053.9 
32 6715.4 718.3 0.373 21709.1 681.8 33310.4 
33 453.0 687.6 0.395 7426.4 668.1 31982.3 
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34 36.4 662.4 0.411 3245.8 654.3 37530.4 
35 157.8 677.9 0.396 5719.8 663.0 27144.6 
36 2238.5 664.8 0.416 8161.4 660.0 19654.7 
37 164.7 643.3 0.429 2997.6 643.5 16292.8 
38 1146.8 660.5 0.419 5140.0 658.5 15387.6 
39 61.0 635.5 0.435 2261.9 639.1 10319.9 
 
 
Row# 
M(N6_
VTX) 
M(P7_IDSAT
) 
M(P7_IDSSX
) M(P7_VTX) M(N+RSQ) M(P+RSQ) 
1 0.208 291.8 0.088 -0.617 5.61 7.98 
2 0.228 268.4 0.046 -0.649 5.59 7.99 
3 0.201 295.4 0.106 -0.605 5.59 7.98 
4 0.209 269.1 0.057 -0.637 5.60 7.99 
5 0.288 276.1 0.088 -0.620 5.62 8.03 
6 0.280 298.0 0.212 -0.581 5.60 8.00 
7 0.281 277.9 0.111 -0.614 5.61 8.04 
8 0.275 259.1 0.052 -0.653 5.65 8.06 
9 0.274 273.4 0.105 -0.613 5.61 8.05 
10 0.295 291.9 0.204 -0.587 5.63 8.03 
11 0.298 271.8 0.095 -0.630 5.58 7.99 
12 0.294 281.7 0.172 -0.592 5.56 8.01 
13 0.307 259.7 0.088 -0.633 5.58 7.99 
14 0.215 293.6 0.100 -0.605 5.62 8.01 
15 0.230 267.2 0.044 -0.642 5.62 8.05 
16 0.206 297.5 0.133 -0.593 5.61 8.02 
17 0.215 270.0 0.059 -0.629 5.61 8.00 
18 0.283 275.0 0.085 -0.614 5.67 8.10 
19 0.274 289.4 0.206 -0.571 5.63 8.03 
20 0.277 278.8 0.110 -0.604 5.64 8.12 
21 0.273 259.2 0.052 -0.644 5.68 8.13 
22 0.268 274.5 0.105 -0.607 5.64 8.07 
23 0.296 290.1 0.233 -0.579 5.66 8.09 
24 0.302 271.0 0.105 -0.621 5.59 8.06 
25 0.298 282.8 0.216 -0.580 5.58 8.00 
26 0.309 258.9 0.093 -0.624 5.59 8.00 
27 0.226 276.2 0.061 -0.623 5.49 7.86 
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28 0.247 254.6 0.030 -0.663 5.52 7.89 
29 0.222 281.6 0.077 -0.612 5.51 7.85 
30 0.229 256.4 0.037 -0.647 5.49 7.88 
31 0.292 261.1 0.049 -0.637 5.55 7.94 
32 0.283 282.3 0.111 -0.592 5.51 7.88 
33 0.285 264.5 0.069 -0.622 5.50 7.90 
34 0.275 247.2 0.037 -0.662 5.56 7.95 
35 0.278 260.7 0.063 -0.627 5.51 7.88 
36 0.313 274.1 0.133 -0.597 5.54 7.92 
37 0.320 257.6 0.067 -0.638 5.47 7.91 
38 0.316 270.2 0.131 -0.596 5.48 7.84 
39 0.327 247.6 0.067 -0.639 5.50 7.86 
Row# 
M(PPL
Y_RSQ) 
M(NPLY_RS
Q) 
SD(N6_IDSA
T) 
SD(N6_IDSS
X) 
SD(N6_VT
X) 
SD(IDSAT
N) 
1 10.04 9.93 5.42 88792.0 0.008 16.3 
2 10.12 9.92 3.44 40227.6 0.006 8.2 
3 10.03 9.90 6.54 123859.6 0.007 13.6 
4 10.10 9.94 11.80 136641.1 0.011 17.1 
5 10.20 10.00 4.26 17950.2 0.009 10.5 
6 10.11 9.97 6.62 13026.1 0.004 17.3 
7 10.13 9.97 6.62 41346.7 0.011 14.0 
8 10.15 10.02 6.36 26492.8 0.007 12.4 
9 10.18 9.98 3.59 14859.4 0.007 12.2 
10 10.15 10.00 4.87 21545.5 0.007 11.0 
11 10.01 9.88 5.15 21830.9 0.013 11.2 
12 10.15 9.90 5.55 24403.9 0.011 10.0 
13 10.12 9.92 6.24 17358.8 0.015 9.7 
14 10.14 9.99 17.34 174609.0 0.019 13.4 
15 10.26 9.98 13.27 77845.7 0.016 14.8 
16 10.16 9.94 16.78 234968.6 0.021 17.6 
17 10.20 9.95 16.97 136426.3 0.016 16.5 
18 10.39 10.08 12.03 24869.1 0.012 12.2 
19 10.39 10.03 12.47 39510.9 0.011 15.2 
20 10.25 10.03 14.32 48350.8 0.015 12.1 
21 10.33 10.10 15.91 43746.9 0.020 11.6 
22 10.32 10.04 11.68 26627.2 0.014 11.7 
23 10.32 10.07 17.73 30324.4 0.023 17.0 
24 10.12 9.93 21.30 28753.5 0.026 10.8 
25 10.27 9.93 16.14 25976.6 0.020 12.9 
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26 10.27 9.94 15.74 17510.7 0.019 14.4 
27 9.81 9.70 10.80 56906.9 0.013 9.7 
28 9.93 9.74 12.38 24183.3 0.014 8.5 
29 9.86 9.72 11.51 73104.6 0.015 7.1 
30 9.85 9.69 14.90 58670.5 0.013 13.8 
31 10.04 9.84 9.87 5390.2 0.009 9.0 
32 9.94 9.78 11.35 10535.7 0.007 5.4 
33 9.90 9.74 10.86 16100.2 0.013 6.9 
34 9.98 9.83 8.77 16263.0 0.011 9.9 
35 9.97 9.78 10.48 10156.7 0.010 7.0 
36 9.98 9.80 11.05 8450.0 0.014 8.5 
37 9.81 9.68 10.97 7203.6 0.015 7.5 
38 9.86 9.68 11.08 8191.6 0.015 9.4 
39 9.89 9.72 11.54 6027.6 0.015 14.8 
 
Row# SD(IDSSXN) SD(VTN) 
SD(P7_IDS
AT) SD(P7_IDSSX) 
SD(P7_VT
X) 
SD(IDSATP
) 
1 21585.7 0.0051 3.490 0.0092 0.0044 21.7 
2 6041.2 0.0072 2.696 0.0078 0.0047 12.7 
3 32545.1 0.0036 4.689 0.0113 0.0056 24.1 
4 8544.9 0.0045 6.872 0.0086 0.0068 23.8 
5 6212.4 0.0041 2.117 0.0070 0.0042 11.6 
6 23162.6 0.0082 3.135 0.0331 0.0053 23.0 
7 6825.5 0.0093 2.993 0.0180 0.0046 15.5 
8 2249.2 0.0060 2.650 0.0050 0.0047 11.1 
9 4678.8 0.0042 3.072 0.0138 0.0052 11.9 
10 8581.4 0.0060 3.772 0.0314 0.0077 17.2 
11 3172.9 0.0086 1.122 0.0120 0.0056 11.4 
12 3517.4 0.0049 1.999 0.0157 0.0045 14.5 
13 1383.1 0.0078 3.104 0.0225 0.0081 10.2 
14 20421.2 0.0102 8.474 0.0284 0.0102 29.4 
15 7266.1 0.0101 4.336 0.0096 0.0093 14.5 
16 31711.1 0.0106 7.552 0.0434 0.0103 33.7 
17 6864.1 0.0069 8.996 0.0152 0.0116 26.8 
18 5276.5 0.0094 5.125 0.0199 0.0093 18.7 
19 15905.7 0.0109 25.593 0.0628 0.0108 26.3 
20 4652.6 0.0104 6.496 0.0288 0.0107 20.1 
21 1718.2 0.0101 5.421 0.0095 0.0105 14.4 
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22 4309.3 0.0128 5.956 0.0254 0.0111 17.3 
23 9677.1 0.0133 8.115 0.0689 0.0129 26.1 
24 2973.6 0.0062 7.286 0.0277 0.0146 19.3 
25 3263.5 0.0102 6.313 0.0606 0.0114 22.2 
26 1659.0 0.0098 6.296 0.0255 0.0130 14.9 
27 8614.9 0.0076 7.908 0.0116 0.0108 17.3 
28 1644.9 0.0064 5.181 0.0064 0.0118 8.7 
29 6545.2 0.0078 6.937 0.0164 0.0107 14.9 
30 6094.0 0.0079 8.940 0.0080 0.0136 21.5 
31 2127.7 0.0077 5.673 0.0101 0.0138 11.8 
32 2505.4 0.0087 7.238 0.0291 0.0109 16.1 
33 1990.5 0.0089 5.719 0.0112 0.0103 10.7 
34 895.7 0.0071 5.143 0.0050 0.0085 11.8 
35 1131.7 0.0076 5.222 0.0119 0.0105 9.4 
36 2865.3 0.0093 5.814 0.0237 0.0104 14.0 
37 863.7 0.0035 5.308 0.0131 0.0099 9.8 
38 1292.9 0.0081 5.319 0.0208 0.0089 9.8 
39 883.6 0.0121 5.255 0.0144 0.0125 7.5 
Row# SD(IDSSXP) SD(VTP)         
1 4221.8 0.012         
2 72.5 0.007         
3 12791.6 0.020         
4 299.7 0.011         
5 402.3 0.011         
6 20665.5 0.017         
7 502.4 0.012         
8 30.4 0.010         
9 165.2 0.010         
10 10141.1 0.017         
11 286.2 0.011         
12 1857.4 0.012         
13 61.8 0.006         
14 24250.8 0.022         
15 100.0 0.014         
16 62156.7 0.026         
17 724.7 0.019         
18 620.1 0.018         
19 68474.9 0.024         
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20 1688.8 0.020         
21 55.0 0.017         
22 503.6 0.018         
23 23703.5 0.023         
24 503.8 0.018         
25 6704.5 0.024         
26 118.4 0.015         
27 1501.3 0.009         
28 23.0 0.007         
29 4129.8 0.013         
30 174.9 0.013         
31 104.4 0.011         
32 6069.7 0.014         
33 284.0 0.010         
34 23.9 0.012         
35 75.4 0.012         
36 1946.3 0.014         
37 95.7 0.009         
38 642.3 0.011         
39 26.6 0.012         
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Appendix B – DOE2 Data 
Row# M(PWAPT) M(NHALO) M(HNHALO) M(VTN) M(IDSATN) M(IDSSXN) 
1 60 1.7E+13 4.2E+13 0.4898 615.5 275.9 
2 95 1.9E+13 5.2E+13 0.4616 600.8 188.2 
3 55 1.9E+13 5.2E+13 0.5433 588.6 64.7 
4 90 1.7E+13 4.2E+13 0.4299 638.3 869.0 
5 90 1.9E+13 5.2E+13 0.4645 602.5 184.2 
6 75 1.7E+13 4.2E+13 0.4560 640.6 753.4 
7 60 1.87778E+13 5.2E+13 0.5237 580.8 48.3 
8 75 1.62E+13 3.8E+13 0.4278 619.4 489.9 
9 75 1.9E+13 5.2E+13 0.5025 616.4 190.2 
10 90 2.1E+13 6.2E+13 0.5125 580.1 58.3 
11 75 1.7E+13 4.2E+13 0.4486 614.0 339.7 
12 60 2.1E+13 6.2E+13 0.5688 556.0 18.6 
13 90 1.9E+13 5.2E+13 0.4714 619.5 270.1 
14 60 2.1E+13 6.2E+13 0.5495 535.4 10.8 
15 60 1.7E+13 4.2E+13 0.4857 626.4 318.8 
16 55 1.9E+13 5.2E+13 0.5323 569.8 34.2 
17 95 1.9E+13 5.2E+13 0.4625 606.3 195.4 
18 75 1.9E+13 5.2E+13 0.5029 602.8 132.5 
19 90 2.1E+13 6.2E+13 0.5144 588.2 72.5 
20 75 2.18E+13 6.6E+13 0.5313 543.0 17.0 
21 75 2.18E+13 6.6E+13 0.5489 563.3 25.6 
22 60 1.9E+13 5.2E+13 0.5193 565.5 37.3 
23 75 2.1E+13 6.2E+13 0.5083 545.7 24.5 
Row# M(N6_VTX) M(N6_IDSAT) M(N6_IDSSX ) 
1 0.5946 514.11 0.876 
2 0.7073 482.11 0.219 
3 0.8391 435.62 0.014 
4 0.4764 562.02 17.430 
5 0.7113 482.81 0.163 
6 0.5375 536.38 3.349 
7 0.8091 447.69 0.022 
8 0.4599 565.16 15.251 
9 0.7665 461.62 0.054 
10 0.9918 400.33 0.002 
11 0.5362 535.63 3.454 
12 1.0739 361.66 0.001 
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13 0.7141 484.17 0.157 
14 1.0641 369.72 0.001 
15 0.5966 520.94 0.818 
16 0.8244 441.07 0.018 
17 0.7017 489.74 0.199 
18 0.7661 460.55 0.054 
19 0.9811 404.76 0.002 
20 1.1269 356.63 0.000 
21 1.1292 352.88 0.000 
22 0.8040 449.76 0.026 
23 1.0126 386.51 0.001 
Row# M(NWAPT) M(PHALO) M(VTP) M(IDSATP) M(IDSSXP) 
1 90 2.7E+13 -0.4614 288.3 126.266 
2 141 2.9E+13 -0.4484 267.9 47.393 
3 82 2.9E+13 -0.4868 284.4 70.934 
4 130 2.7E+13 -0.4322 288.6 154.888 
5 130 2.9E+13 -0.4512 271.7 60.775 
6 110 2.7E+13 -0.4430 301.4 264.108 
7 90 2.9E+13 -0.4753 278.7 57.856 
8 110 2.62E+13 -0.4297 281.7 108.239 
9 110 2.9E+13 -0.4682 292.2 133.281 
10 130 3.1E+13 -0.4739 272.9 46.009 
11 110 2.7E+13 -0.4351 286.3 128.339 
12 90 3.1E+13 -0.4931 277.9 51.891 
13 130 2.9E+13 -0.4517 290.2 138.488 
14 90 3.1E+13 -0.4854 255.0 21.877 
15 90 2.7E+13 -0.4467 305.6 247.183 
16 82 2.9E+13 -0.4751 278.9 54.243 
17 141 2.9E+13 -0.4423 278.6 74.456 
18 110 2.9E+13 -0.4673 287.1 90.522 
19 130 3.1E+13 -0.4669 283.9 79.098 
20 110 3.18E+13 -0.4757 256.6 20.511 
21 110 3.18E+13 -0.4815 277.4 52.789 
22 90 2.9E+13 -0.4655 273.5 49.407 
23 110 3.1E+13 -0.4621 257.8 24.699 
Row# M(P7_VTX) M(P7_IDSAT) M(P7_IDSSX) 
1 -0.6627 255.09 0.046 
2 -0.6027 262.02 0.260 
3 -0.6873 252.67 0.060 
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4 -0.5924 268.43 0.216 
5 -0.6093 263.26 0.167 
6 -0.6243 265.61 0.294 
7 -0.6724 253.98 0.036 
8 -0.6137 260.52 0.125 
9 -0.6478 262.25 0.072 
10 -0.6275 261.10 0.152 
11 -0.6186 264.80 0.126 
12 -0.6852 251.12 0.155 
13 -0.6076 268.43 0.173 
14 -0.6866 243.34 0.067 
15 -0.6514 263.58 0.055 
16 -0.6814 251.67 0.043 
17 -0.5965 267.53 0.207 
18 -0.6392 262.16 0.157 
19 -0.6228 265.71 0.160 
20 -0.6566 250.40 0.059 
21 -0.6571 259.07 0.063 
22 -0.6643 253.21 0.037 
23 -0.6516 250.12 0.061 
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Appendix C – DOE3 Data 
Row# 
RTP 
Time 
RTP 
Temp M(VTN) M(IDSATN) M(IDSSXN) M(VTP) 
1 15 1055 0.485 597.5 159.2 -0.489 
2 12 1060 0.493 598.6 174.5 -0.510 
3 24 1055 0.459 652.5 878.9 -0.397 
4 21 1065 0.443 682.9 2283.3 -0.344 
5 12 1065 0.485 607.4 209.5 -0.487 
6 21 1060 0.461 657.3 1024.8 -0.398 
7 18 1055 0.479 613.4 260.3 -0.467 
8 15 1065 0.470 632.8 478.2 -0.448 
9 24 1060 0.436 686.4 2875.2 -0.346 
10 15 1060 0.477 618.9 304.3 -0.475 
11 12 1055 0.491 586.5 118.8 -0.520 
12 18 1065 0.462 645.8 741.9 -0.411 
13 18 1060 0.467 629.2 406.9 -0.447 
14 24 1065 0.419 687.7 3433.7 -0.293 
Row# M(IDSATP) M(IDSSXP) M(N6_VTX) M(N6_IDSAT) M(P7_VTX) M(P7_IDSAT) 
1 255.9 13.5 0.552 524.189 -0.707 242.8 
2 245.4 7.5 0.560 521.367 -0.725 238.3 
3 363.5 3974.7 0.535 563.433 -0.613 283.7 
4 418.5 63159.6 0.519 582.478 -0.584 299.5 
5 264.5 20.5 0.549 537.278 -0.698 248.5 
6 371.2 4722.8 0.535 565.411 -0.613 286.5 
7 282.8 50.8 0.546 539.889 -0.675 256.9 
8 311.3 190.6 0.550 549.000 -0.652 267.4 
9 417.5 78008.5 0.531 579.344 -0.582 300.3 
10 280.3 38.5 0.557 536.922 -0.681 255.0 
11 227.3 3.3 0.579 508.598 -0.743 230.3 
12 345.5 1142.8 0.536 559.563 -0.617 281.6 
13 306.9 158.8 0.549 547.400 -0.651 267.3 
14 455.9 300075.0 0.509 586.800 -0.552 313.2 
Row# M(P+Comp) 
M(P+PLY 
Res) SD(VTN) SD(IDSATN) SD(IDSSXN) SD(VTP) 
1 88.5 208.9 0.0113 10.868 41.8 0.008 
2 88.7 207.8 0.010186 9.901 47.2 0.010 
3 80.8 198.1 0.008089 10.255 156.4 0.011 
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4 76.3 188.4 0.010165 9.724 462.2 0.016 
5 84.7 200.4 0.012191 11.113 55.3 0.009 
6 79.9 194.9 0.008254 7.534 239.1 0.014 
7 85.6 200.8 0.008866 12.664 82.5 0.009 
8 81.6 193.3 0.010688 6.649 145.3 0.010 
9 77.5 187.7 0.010108 12.327 1259.5 0.022 
10 85.2 198.6 0.012436 9.245 91.5 0.010 
11 92.1 209.8 0.009192 4.220 24.6 0.008 
12 79.1 188.6 0.00987 9.751 239.3 0.011 
13 82.7 193.7 0.010277 7.851 88.1 0.013 
14 74.6 179.7 0.011352 9.204 1069.8 0.012 
Row# SD(IDSATP) SD(IDSSXP) SD(N6_VTX)SD(N6_IDSAT) SD(P7_VTX) SD(P7_IDSAT) 
1 7.7 4.2 0.013 9.0 0.010 3.6 
2 7.9 3.1 0.017 10.6 0.012 4.7 
3 16.7 3105.2 0.010 9.6 0.011 5.2 
4 20.9 58444.6 0.014 8.4 0.010 7.2 
5 9.5 9.5 0.011 8.5 0.012 5.3 
6 11.5 3617.1 0.014 9.4 0.013 5.6 
7 12.4 31.9 0.013 8.8 0.010 5.3 
8 13.2 134.3 0.014 9.2 0.019 6.4 
9 27.7 99618.2 0.012 11.3 0.017 7.5 
10 7.6 14.9 0.015 8.2 0.018 6.6 
11 4.8 1.3 0.017 8.8 0.014 5.2 
12 9.1 501.8 0.011 5.8 0.014 6.8 
13 10.2 102.2 0.015 6.5 0.018 7.0 
14 17.4 181979.5 0.013 8.1 0.013 6.1 
Row# SD(P+Comp) 
SD(P+PLY 
Res) 
1 0.7 2.1 
2 0.8 3.0 
3 0.8 3.3 
4 0.6 3.7 
5 0.8 2.9 
6 0.5 2.8 
7 0.7 8.7 
8 0.9 3.0 
9 1.3 4.1 
10 0.8 3.0 
 99 
11 0.7 2.7 
12 0.6 2.3 
13 0.7 2.8 
14 0.5 2.6 
 
Appendix D – DOE4 Data 
Row# 
Spacer Over 
Etch M(VTN) M(IDSATN) M(IDSSXN) M(VTP) M(IDSATP) 
1 10 0.505 578.4 92.8 -0.504 258.1 
2 10 0.505 580.6 84.9 -0.504 251.7 
3 12 0.500 590.5 119.4 -0.488 271.9 
4 12 0.495 593.0 131.6 -0.490 266.7 
5 14 0.493 602.1 183.6 -0.474 284.8 
6 14 0.491 598.9 155.3 -0.477 278.5 
7 16 0.485 609.9 226.9 -0.470 281.2 
8 16 0.483 614.1 244.0 -0.476 280.1 
9 17 0.478 617.9 277.5 -0.467 284.5 
10 17 0.473 625.7 395.7 -0.471 284.8 
Row# M(IDSSXP) M(N6_VTX) M(N6_IDSAT)M(P7_VTX) M(P7_IDSAT) M(P+Comp) 
1 10.9 0.558 524.9 -0.713 243.7 92.2 
2 8.7 0.563 525.1 -0.715 240.6 93.0 
3 20.9 0.553 534.7 -0.696 250.7 86.4 
4 16.2 0.560 529.7 -0.698 249.3 87.2 
5 45.1 0.547 539.9 -0.679 257.5 81.4 
6 29.8 0.557 535.3 -0.682 255.8 82.6 
7 44.8 0.547 540.9 -0.680 256.4 81.6 
8 35.6 0.558 538.5 -0.678 255.7 81.2 
9 56.6 0.542 546.8 -0.673 257.4 82.1 
10 46.7 0.548 543.5 -0.673 257.8 82.5 
Row# 
M(P+PLY 
Res) SUBLOT 
1 260.7 4 
2 258.2 13 
3 225.1 6 
4 220.9 19 
5 201.5 10 
6 199.5 21 
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7 197.2 12 
8 196.7 15 
9 194.3 11 
10 191.3 22 
 
Glossary 
 
Alpha (Type I) Error:  In Hypothesis Testing, can only occur when the Null Hypothesis 
has been rejected when it’s true.  Standard alpha values are .01, .05 and .10. 
Alternative Hypothesis (Ha):  Is a statement in Hypothesis Testing that the means, 
variances, defect levels, etc. are not equal, greater than or less than.  When you reject the 
Null Hypothesis (Ho) in favor of the Alternative Hypothesis, you conclude that the there 
is a statistical difference in the comparisons. 
Analysis of Variance (ANOVA):  A statistical technique used to determine significance 
in many different types of hypothesis tests. 
Beta (Type II) Error:  In Hypothesis Testing, can only occur when the Null Hypothesis is 
accepted when it’s false.  It is driven primarily by sample size, where 1 – Beta is also 
known as the power of the test. 
Cp:  Is a process capability index.  Is a ratio of the specification tolerance divided by the 
six times the process standard deviation.   
Cpk:  Is a process capability index.  It calculates the variability of a process relative to the 
process specifications taking into account any mean shift from the target value.  
Mathematically, it is the minimum of the upper spec limit (USL) – mean/3*sigma or the 
mean – lower spec limit (LSL)/ 3*sigma. 
Critical to Quality (CTQ):  Is a key measurable characteristic of a product, process or 
service whose performance standards must be met in order to satisfy the customer.  
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Usually, a CTQ must be interpreted (translated) from a qualitative Voice of the Customer 
(VOC) theme into an actionable, quantitative business specification. 
CTQ Tree:  A graphical approach to breaking down a broad theme (CTQ) into lower 
levels of detail (Project Y’s and X’s) in order to make them easier to understand, measure 
and improve.  This approach also ensures that the key project metrics are tied to customer 
requirements. 
Degrees of Freedom (df):  The amount of independent information in the analysis.  In the 
simplest case, it’s the sample size minus one (n – 1), where the minus 1 is used to 
calculate the average. 
DPMO:  Defects Per Million Opportunities (DPMO) is DPO times 1,000,000. 
DPO:  Defects Per Opportunity (DPO) is the number of defects divided by the number of 
defect opportunities.  It is a normalization technique used when the number of defects 
(errors, discrepancies, etc.) are changing per unit inspected. 
DPPM:  Defects in Parts Per Million (DPPM) is DPU times 1,000,000. 
DMAIC:  Stands for Define, Measure, Analyze, Improve, and Control.  DMAIC is a 
structured systematic roadmap for driving breakthroughs in product and process 
performance.  It is the primary data driven problem solving strategy for improving 
current processes, products, and services.  
Hypothesis Testing:  Is the inference making process for determining if there is a 
difference in two or more comparisons under study.  Also, see Null Hypothesis and 
Alternative Hypothesis. 
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Interaction:  An interaction occurs when the effect of the response related to one factor is 
dependent on a second factor.  Visually, if the interaction plots are crossed, it’s likely an 
interaction is present. 
Null Hypothesis (Ho):  Is a statement in Hypothesis Testing that the means, variances, 
defect levels, etc. are equal.  Failure to reject the Null Hypothesis is not the same as 
accepting the Null Hypothesis.  It’s typically stated as “there is insufficient evidence to 
reject the Null Hypothesis that the means or variances or defect levels, etc. are different.” 
Quality Function Deployment (QFD):  Sometimes referred to as the “House of Quality.”  
In general, it is a tool used to translate customer needs into measurable product and 
process requirements.  It is also used to assist in quantifying the relationships between 
X’s and Y’s, project goals and available data sources, and so on. 
Root Cause:  The source or origin of a problem if removed will reduce or eliminate the 
defect from occurring. 
R-square:  A mathematical term used to describe how much of the variability in the “Y” 
response can be explained by the model. 
Six Sigma:  Started as a technical definition of best in class quality as 3.4 defects per 
million opportunities and has evolved into a Management driven, scientific methodology 
for product and process improvement which creates breakthroughs in financial 
performance and customer satisfaction. 
Stakeholder:  Any individual, group or organization that can have a significant impact on 
or can be significantly impacted by the results of the project. 
T-Test:  Is a statistical tool used to determine if there is a statistical difference between 
two means or one mean and a target value. 
